Searched refs:DW_DSI_PHY_TST_CTRL0 (Results 1 - 5 of 5) sorted by relevance
| /fuchsia/zircon/system/dev/display/astro-display/ |
| H A D | aml-mipi-phy.cpp | 225 WRITE32_REG(MIPI_DSI, DW_DSI_PHY_TST_CTRL0, 0x2);
226 WRITE32_REG(MIPI_DSI, DW_DSI_PHY_TST_CTRL0, 0x0);
228 WRITE32_REG(MIPI_DSI, DW_DSI_PHY_TST_CTRL0, 0x2);
229 WRITE32_REG(MIPI_DSI, DW_DSI_PHY_TST_CTRL0, 0x0);
|
| H A D | dw-mipi-dsi-reg.h | 57 #define DW_DSI_PHY_TST_CTRL0 (0x2D << 2) // controls clock and clear pins of the D-PHY macro
|
| H A D | aml-dsi-host.cpp | 305 DISP_INFO("DW_DSI_PHY_TST_CTRL0 = 0x%x\n", READ32_REG(MIPI_DSI, DW_DSI_PHY_TST_CTRL0));
|
| /fuchsia/zircon/system/dev/display/hikey-display/ |
| H A D | dsi.c | 67 DW_DSI_WRITE32(DW_DSI_PHY_TST_CTRL0, DW_DSI_PHY_TST_CTRL0_TSTCLK);
68 DW_DSI_WRITE32(DW_DSI_PHY_TST_CTRL0, DW_DSI_PHY_TST_CTRL0_TSTCLR);
74 DW_DSI_WRITE32(DW_DSI_PHY_TST_CTRL0, DW_DSI_PHY_TST_CTRL0_TSTCLK);
75 DW_DSI_WRITE32(DW_DSI_PHY_TST_CTRL0, DW_DSI_PHY_TST_CTRL0_TSTCLR);
|
| H A D | dsi.h | 72 #define DW_DSI_PHY_TST_CTRL0 0xb4 /* controls clock and clear pins of the D-PHY */ macro
|
Completed in 27 milliseconds