Searched refs:DW_DSI_PHY_IF_CFG (Results 1 - 4 of 4) sorted by relevance

/fuchsia/zircon/system/dev/display/astro-display/
H A Ddw-mipi-dsi-reg.h53 #define DW_DSI_PHY_IF_CFG (0x29 << 2) // number of active lanes macro
115 // DW_DSI_PHY_IF_CFG Register Bit Def
H A Daml-dsi-host.cpp22 WRITE32_REG(MIPI_DSI, DW_DSI_PHY_IF_CFG, PHY_IF_CFG_STOP_WAIT_TIME |
301 DISP_INFO("DW_DSI_PHY_IF_CFG = 0x%x\n", READ32_REG(MIPI_DSI, DW_DSI_PHY_IF_CFG));
/fuchsia/zircon/system/dev/display/hikey-display/
H A Ddsi.h68 #define DW_DSI_PHY_IF_CFG 0xa4 /* number of active lanes */ macro
H A Ddsi.c159 DW_DSI_SET_BITS32(DW_DSI_PHY_IF_CFG, (DS_NUM_LANES - 1), 2, 0);

Completed in 77 milliseconds