| /freebsd-9.3-release/contrib/llvm/include/llvm/CodeGen/ |
| H A D | TargetSchedule.h | 36 InstrItineraryData InstrItins; member in class:llvm::TargetSchedModel
77 return &InstrItins;
|
| H A D | DFAPacketizer.h | 46 const InstrItineraryData *InstrItins; member in class:llvm::DFAPacketizer
82 const InstrItineraryData *getInstrItins() const { return InstrItins; }
|
| H A D | ResourcePriorityQueue.h | 63 const InstrItineraryData* InstrItins; member in class:llvm::ResourcePriorityQueue
|
| /freebsd-9.3-release/contrib/llvm/lib/CodeGen/ |
| H A D | TargetSchedule.cpp | 36 return EnableSchedItins && !InstrItins.isEmpty();
60 STI->initInstrItins(InstrItins);
80 int UOps = InstrItins.getNumMicroOps(MI->getDesc().getSchedClass());
81 return (UOps >= 0) ? UOps : TII->getNumMicroOps(&InstrItins, MI);
165 OperLatency = TII->getOperandLatency(&InstrItins, DefMI, DefOperIdx,
170 OperLatency = InstrItins.getOperandCycle(DefClass, DefOperIdx);
176 unsigned InstrLatency = TII->getInstrLatency(&InstrItins, DefMI);
179 // Rather than directly querying InstrItins stage latency, we call a TII
181 // applicable to the InstrItins model. InstrSchedModel should model all
235 return TII->getInstrLatency(&InstrItins, M
[all...] |
| H A D | DFAPacketizer.cpp | 36 InstrItins(I), CurrentState(0), DFAStateInputTable(SIT),
68 const llvm::InstrStage *IS = InstrItins->beginStage(InsnClass);
80 const llvm::InstrStage *IS = InstrItins->beginStage(InsnClass);
|
| /freebsd-9.3-release/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSubtarget.h | 41 InstrItineraryData InstrItins; member in class:llvm::HexagonSubtarget
48 const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
|
| H A D | HexagonTargetMachine.h | 36 const InstrItineraryData* InstrItins; member in class:llvm::HexagonTargetMachine
55 return InstrItins;
|
| H A D | HexagonSubtarget.cpp | 73 InstrItins = getInstrItineraryForCPU(CPUString);
|
| H A D | HexagonTargetMachine.cpp | 80 InstrItins(&Subtarget.getInstrItineraryData()) {
|
| /freebsd-9.3-release/contrib/llvm/lib/Target/R600/ |
| H A D | AMDGPUSubtarget.h | 55 InstrItineraryData InstrItins; member in class:llvm::AMDGPUSubtarget
60 const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
|
| H A D | AMDGPUTargetMachine.h | 36 const InstrItineraryData *InstrItins; member in class:llvm::AMDGPUTargetMachine
60 return InstrItins;
|
| H A D | AMDGPUSubtarget.cpp | 26 InstrItins = getInstrItineraryForCPU(CPU);
|
| /freebsd-9.3-release/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetMachine.h | 38 InstrItineraryData InstrItins; member in class:llvm::PPCTargetMachine
64 return &InstrItins;
|
| H A D | PPCSubtarget.h | 67 InstrItineraryData InstrItins; member in class:llvm::PPCSubtarget
127 const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
|
| H A D | PPCSubtarget.cpp | 111 InstrItins = getInstrItineraryForCPU(CPUName);
|
| /freebsd-9.3-release/contrib/llvm/lib/MC/ |
| H A D | MCSubtargetInfo.cpp | 118 void MCSubtargetInfo::initInstrItins(InstrItineraryData &InstrItins) const {
119 InstrItins =
|
| /freebsd-9.3-release/contrib/llvm/lib/Target/ARM/ |
| H A D | ARMTargetMachine.h | 38 InstrItineraryData InstrItins; member in class:llvm::ARMBaseTargetMachine
54 return &InstrItins;
|
| H A D | ARMSubtarget.h | 208 InstrItineraryData InstrItins; member in class:llvm::ARMSubtarget
351 const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
|
| /freebsd-9.3-release/contrib/llvm/lib/Target/Mips/ |
| H A D | MipsSubtarget.h | 119 InstrItineraryData InstrItins; member in class:llvm::MipsSubtarget
209 const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
|
| H A D | MipsTargetMachine.h | 47 const InstrItineraryData &InstrItins; member in class:llvm::MipsTargetMachine
71 return Subtarget.inMips16Mode() ? 0 : &InstrItins;
|
| H A D | MipsSubtarget.cpp | 87 InstrItins = getInstrItineraryForCPU(CPUName);
|
| /freebsd-9.3-release/contrib/llvm/lib/Target/X86/ |
| H A D | X86TargetMachine.h | 35 InstrItineraryData InstrItins; member in class:llvm::X86TargetMachine
64 return &InstrItins;
|
| H A D | X86Subtarget.h | 199 InstrItineraryData InstrItins; member in class:llvm::X86Subtarget
405 const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
|
| /freebsd-9.3-release/contrib/llvm/include/llvm/MC/ |
| H A D | MCSubtargetInfo.h | 137 void initInstrItins(InstrItineraryData &InstrItins) const;
|
| /freebsd-9.3-release/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGSDNodes.h | 40 const InstrItineraryData *InstrItins; member in class:llvm::ScheduleDAGSDNodes
|