Searched refs:wrk32 (Results 1 - 3 of 3) sorted by relevance

/freebsd-13-stable/sys/dev/sdhci/
H A Dfsl_sdhci.c209 uint32_t val32, wrk32; local
217 wrk32 = RD4(sc, SDHC_PROT_CTRL);
218 val32 = wrk32 & (SDHCI_CTRL_LED | SDHCI_CTRL_CARD_DET |
220 switch (wrk32 & SDHC_PROT_WIDTH_MASK) {
231 switch (wrk32 & SDHC_PROT_DMA_MASK) {
320 uint32_t val32, wrk32; local
351 wrk32 = val32;
353 val32 |= (wrk32 >> 4) & SDHCI_STATE_DAT_MASK;
354 val32 |= (wrk32 >> 9) & SDHCI_RETUNE_REQUEST;
H A Dsdhci_fsl_fdt.c217 uint32_t wrk32, val32; local
223 wrk32 = RD4(sc, SDHCI_FSL_PROT_CTRL);
224 val32 = wrk32 & (SDHCI_CTRL_LED | SDHCI_CTRL_CARD_DET |
226 if (wrk32 & SDHCI_FSL_PROT_CTRL_WIDTH_4BIT)
228 else if (wrk32 & SDHCI_FSL_PROT_CTRL_WIDTH_8BIT)
274 uint32_t wrk32, val32; local
290 wrk32 = val32;
292 val32 |= (wrk32 >> 4) & SDHCI_STATE_DAT_MASK;
293 val32 |= (wrk32 << 1) & SDHCI_STATE_CMD;
/freebsd-13-stable/sys/arm/freescale/imx/
H A Dimx6_anatop.c280 uint32_t corediv, plldiv, timeout, wrk32; local
302 wrk32 = imx6_anatop_read_4(IMX6_ANALOG_CCM_PLL_ARM);
303 wrk32 &= ~IMX6_ANALOG_CCM_PLL_ARM_DIV_MASK;
304 wrk32 |= plldiv;
305 imx6_anatop_write_4(IMX6_ANALOG_CCM_PLL_ARM, wrk32);

Completed in 65 milliseconds