Searched refs:PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT3_PL_STAT_E5 (Results 1 - 1 of 1) sorted by relevance
| /freebsd-13-stable/sys/dev/qlnx/qlnxe/ | ||
| H A D | reg_addr.h | 2802 #define PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT3_PL_STAT_E5 (0xff<<24) // Margin payload (status) for this lane. macro [all...] |
Completed in 1097 milliseconds