Searched refs:Opnds (Results 1 - 6 of 6) sorted by relevance
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAddSub.cpp | 198 Value *createNaryFAdd(const AddendVect& Opnds, unsigned InstrQuota);
601 (const AddendVect &Opnds, unsigned InstrQuota) {
602 assert(!Opnds.empty() && "Expect at least one addend");
606 unsigned InstrNeeded = calcInstrNumber(Opnds);
624 for (const FAddend *Opnd : Opnds) {
699 unsigned FAddCombine::calcInstrNumber(const AddendVect &Opnds) { argument
700 unsigned OpndNum = Opnds.size();
707 for (const FAddend *Opnd : Opnds) {
600 createNaryFAdd(const AddendVect &Opnds, unsigned InstrQuota) argument
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | Reassociate.cpp | 1324 SmallVector<XorOpnd, 8> Opnds;
1339 Opnds.push_back(O);
1343 // NOTE: From this point on, do *NOT* add/delete element to/from "Opnds".
1344 // It would otherwise invalidate the "Opnds"'s iterator, and hence invalidate
1346 // with the previous loop --- the iterator of the "Opnds" may be invalidated
1348 for (unsigned i = 0, e = Opnds.size(); i != e; ++i)
1349 OpndPtrs.push_back(&Opnds[i]);
1371 for (unsigned i = 0, e = Opnds.size(); i < e; i++) {
1412 for (unsigned int i = 0, e = Opnds.size(); i < e; i++) {
1413 XorOpnd &O = Opnds[
[all...] |
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 1188 SmallVector<SDValue, 3> Opnds; local
1189 Opnds.push_back(Zero);
1190 Opnds.push_back(Addr.getOperand(1));
1196 Opnds.push_back(
1201 CurDAG->getMachineNode(SubOp, DL, MVT::i32, Opnds);
1269 SmallVector<SDValue, 3> Opnds; local
1270 Opnds.push_back(Zero);
1271 Opnds.push_back(Addr.getOperand(1));
1275 Opnds.push_back(
1280 = CurDAG->getMachineNode(SubOp, DL, MVT::i32, Opnds);
[all...] |
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 11315 SmallVector<SDValue, 8> Opnds; local
11317 Opnds.push_back(BuildVect.getOperand(i));
11319 return DAG.getBuildVector(VT, SDLoc(N), Opnds);
11386 SmallVector<SDValue, 8> Opnds; local
11389 Opnds.push_back(DAG.getUNDEF(VTs[i]));
11394 Opnds.push_back(NV);
11396 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(N), VT, Opnds);
19010 SmallVector<SDValue, 8> Opnds; local
19032 Opnds.append(NumElts, DAG.getUNDEF(MinVT));
19037 Opnds
[all...] |
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 14110 SmallVector<SDValue, 4> Opnds; local
14113 Opnds.push_back(Vec);
14115 Opnds.push_back(
14121 DAG.getNode(ISD::CONCAT_VECTORS, DL, Tuple.getValueType(), Opnds);
14130 SmallVector<SDValue, 4> Opnds; local
14132 Opnds.push_back(N->getOperand(I));
14134 EVT VT = Opnds[0].getValueType();
14139 SDValue Concat = DAG.getNode(ISD::CONCAT_VECTORS, DL, DestVT, Opnds);
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 21370 SmallVector<SDValue, 8> Opnds;
21378 Opnds.push_back(Op.getOperand(0));
21379 Opnds.push_back(Op.getOperand(1));
21381 for (unsigned Slot = 0, e = Opnds.size(); Slot < e; ++Slot) {
21382 SmallVectorImpl<SDValue>::const_iterator I = Opnds.begin() + Slot;
21385 Opnds.push_back(I->getOperand(0));
21386 Opnds.push_back(I->getOperand(1));
[all...] |
Completed in 326 milliseconds