Searched refs:CSR_INTEN (Results 1 - 2 of 2) sorted by relevance

/freebsd-13-stable/sys/mips/atheros/ar531x/
H A Dif_arereg.h108 u_int32_t sc_inten; /* copy of CSR_INTEN */
265 #define CSR_INTEN 0x101C /* interrupt enable */ macro
391 /* CSR_INTEN - Interrupt Enable */
H A Dif_are.c622 CSR_WRITE_4(sc, CSR_INTEN, sc->sc_inten);
913 CSR_WRITE_4(sc, CSR_INTEN, 0);

Completed in 95 milliseconds