Searched refs:JZ_LP0CDR (Results 1 - 2 of 2) sorted by relevance
| /freebsd-12-stable/sys/mips/ingenic/ |
| H A D | jz4780_clock.c | 238 MUX(JZ_LP0CDR, 30, 2, 0xe),
239 DIV(JZ_LP0CDR, 0, 0, 8, 28, 27, 26),
|
| H A D | jz4780_regs.h | 215 #define JZ_LP0CDR 0x00000054 /* LCD0 pix clock divider register */ macro
|
Completed in 145 milliseconds