Searched refs:JZ_BCHCDR (Results 1 - 2 of 2) sorted by relevance
/freebsd-12-stable/sys/mips/ingenic/ |
H A D | jz4780_clock.c | 336 MUX(JZ_BCHCDR, 30, 2, 0x7), 337 DIV(JZ_BCHCDR, 0, 0, 4, 29, 28, 27),
|
H A D | jz4780_regs.h | 244 #define JZ_BCHCDR 0x000000ac /* BCH clock divider register */ macro
|
Completed in 111 milliseconds