/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineAtomicRMW.cpp | 28 case AtomicRMWInst::FSub: // +0.0 65 case AtomicRMWInst::FSub:
|
H A D | InstCombineSelect.cpp | 1692 (TI->getOpcode() == Instruction::FSub && 1698 (FI->getOpcode() == Instruction::FSub && 2472 Instruction *FSub; local 2475 match(TrueVal, m_Instruction(FSub)) && FSub->hasNoNaNs() && 2477 Value *Fabs = Builder.CreateUnaryIntrinsic(Intrinsic::fabs, FalseVal, FSub); 2483 match(FalseVal, m_Instruction(FSub)) && FSub->hasNoNaNs() && 2485 Value *Fabs = Builder.CreateUnaryIntrinsic(Intrinsic::fabs, TrueVal, FSub);
|
H A D | InstCombineAddSub.cpp | 354 if (Opcode == Instruction::FAdd || Opcode == Instruction::FSub) { 377 if (Opcode == Instruction::FSub) 435 I->getOpcode() == Instruction::FSub) && "Expect add/sub"); 1434 I.getOpcode() == Instruction::FSub) && "Expecting fadd/fsub"); 2254 // Handle special cases for FSub with selects feeding the operation
|
H A D | InstCombineVectorOps.cpp | 1156 case Instruction::FSub: 1220 case Instruction::FSub: 1318 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsOs16.cpp | 82 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | Float2Int.cpp | 116 case Instruction::FSub: return Instruction::Sub; 217 case Instruction::FSub: 266 case Instruction::FSub: 496 case Instruction::FSub:
|
H A D | LowerAtomic.cpp | 93 case AtomicRMWInst::FSub:
|
H A D | SpeculativeExecution.cpp | 240 case Instruction::FSub:
|
H A D | Reassociate.cpp | 936 isReassociableOp(V0, Instruction::Sub, Instruction::FSub)) 940 isReassociableOp(V1, Instruction::Sub, Instruction::FSub)) 945 isReassociableOp(VB, Instruction::Sub, Instruction::FSub))) 1997 I->getOpcode() == Instruction::FSub) && "Expected fadd/fsub"); 2009 bool IsFSub = I->getOpcode() == Instruction::FSub; 2142 I->getOpcode() == Instruction::FSub) { 2193 cast<Instruction>(BO->user_back())->getOpcode() == Instruction::FSub)
|
H A D | LowerMatrixIntrinsics.cpp | 288 case Instruction::FSub: 832 case Instruction::FSub:
|
H A D | GVNSink.cpp | 449 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/FuzzMutate/ |
H A D | Operations.cpp | 47 Ops.push_back(binOpDescriptor(1, Instruction::FSub)); 112 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | IVDescriptors.cpp | 580 case Instruction::FSub: 826 InductionBinOp->getOpcode() == Instruction::FSub))) && 884 } else if (BOp->getOpcode() == Instruction::FSub)
|
H A D | CFLGraph.h | 564 case Instruction::FSub:
|
H A D | ObjCARCInstKind.cpp | 255 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/ExecutionEngine/ |
H A D | ExecutionEngine.cpp | 781 case Instruction::FSub: 816 case Instruction::FSub: 831 case Instruction::FSub: 852 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | Operator.h | 385 case Instruction::FSub:
|
H A D | PatternMatch.h | 802 inline BinaryOp_match<LHS, RHS, Instruction::FSub> m_FSub(const LHS &L, 804 return BinaryOp_match<LHS, RHS, Instruction::FSub>(L, R); 818 if (FPMO->getOpcode() == Instruction::FSub) { 845 inline BinaryOp_match<cstfp_pred_ty<is_any_zero_fp>, RHS, Instruction::FSub>
|
H A D | InstrTypes.h | 266 return CreateWithCopiedFlags(Instruction::FSub, V1, V2, FMFSource, Name); 286 return CreateWithCopiedFlags(Instruction::FSub, Zero, Op, FMFSource, Name);
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZTargetTransformInfo.cpp | 422 if (Opcode == Instruction::FAdd || Opcode == Instruction::FSub || 461 if (Opcode == Instruction::FAdd || Opcode == Instruction::FSub || 970 // case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/IR/ |
H A D | Instruction.cpp | 315 case FSub: return "fsub";
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/AsmParser/ |
H A D | LLLexer.cpp | 844 INSTKEYWORD(sub, Sub); INSTKEYWORD(fsub, FSub);
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUTargetTransformInfo.cpp | 844 case Instruction::FSub:
|
/freebsd-12-stable/contrib/llvm-project/llvm/tools/llvm-stress/ |
H A D | llvm-stress.cpp | 396 case 1:{Op = (isFloat?Instruction::FSub : Instruction::Sub); break; }
|
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCTargetTransformInfo.cpp | 457 case Instruction::FSub:
|