Searched refs:ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK (Results 1 - 2 of 2) sorted by relevance

/freebsd-11.0-release/sys/arm/xilinx/
H A Dzy7_slcr.c365 reg &= ~(ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK |
414 div1 = (reg & ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK) >>
H A Dzy7_slcr.h152 #define ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK (0x3f << 20) macro

Completed in 81 milliseconds