Searched refs:RegA (Results 1 - 4 of 4) sorted by relevance
| /freebsd-11.0-release/contrib/llvm/include/llvm/MC/ |
| H A D | MCRegisterInfo.h | 424 /// \brief Returns true if RegB is a sub-register of RegA.
425 bool isSubRegister(unsigned RegA, unsigned RegB) const {
426 return isSuperRegister(RegB, RegA);
429 /// \brief Returns true if RegB is a super-register of RegA.
430 bool isSuperRegister(unsigned RegA, unsigned RegB) const;
432 /// \brief Returns true if RegB is a sub-register of RegA or if RegB == RegA.
433 bool isSubRegisterEq(unsigned RegA, unsigned RegB) const {
434 return isSuperRegisterEq(RegB, RegA);
437 /// \brief Returns true if RegB is a super-register of RegA o
513 isSuperRegister(unsigned RegA, unsigned RegB) const argument
[all...] |
| /freebsd-11.0-release/contrib/llvm/lib/CodeGen/ |
| H A D | TwoAddressInstructionPass.cpp | 115 bool isProfitableToConv3Addr(unsigned RegA, unsigned RegB);
119 unsigned RegA, unsigned RegB, unsigned Dist);
534 regsAreCompatible(unsigned RegA, unsigned RegB, const TargetRegisterInfo *TRI) { argument
535 if (RegA == RegB)
537 if (!RegA || !RegB)
539 return TRI->regsOverlap(RegA, RegB);
591 // -RegB is not tied to a register and RegC is compatible with RegA.
597 // -RegC is not tied to a register and RegB is compatible with RegA.
665 unsigned RegA = MI->getOperand(0).getReg(); local
666 SrcRegMap[RegA]
675 isProfitableToConv3Addr(unsigned RegA,unsigned RegB) argument
692 convertInstTo3Addr(MachineBasicBlock::iterator &mi, MachineBasicBlock::iterator &nmi, unsigned RegA, unsigned RegB, unsigned Dist) argument
1468 unsigned RegA = DstMO.getReg(); local
[all...] |
| H A D | TargetInstrInfo.cpp | 699 unsigned RegA = OpA.getReg(); local
705 if (TargetRegisterInfo::isVirtualRegister(RegA))
706 MRI.constrainRegClass(RegA, RC);
734 .addReg(RegA, getKillRegState(KillA))
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 1729 for (auto &RegA : DefsA)
1732 if (RegA == RegB)
1735 if (Hexagon::DoubleRegsRegClass.contains(RegA))
1736 for (MCSubRegIterator SubRegs(RegA, &HRI); SubRegs.isValid(); ++SubRegs)
1742 if (RegA == *SubRegs)
|
Completed in 67 milliseconds