/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMAddressingModes.h | 654 uint32_t Sign = Imm.lshr(15).getZExtValue() & 1; 655 int32_t Exp = (Imm.lshr(10).getSExtValue() & 0x1f) - 15; // -14 to 15 680 uint32_t Sign = Imm.lshr(31).getZExtValue() & 1; 681 int32_t Exp = (Imm.lshr(23).getSExtValue() & 0xff) - 127; // -126 to 127 708 uint64_t Sign = Imm.lshr(63).getZExtValue() & 1; 709 int64_t Exp = (Imm.lshr(52).getSExtValue() & 0x7ff) - 1023; // -1022 to 1023
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonGenExtract.cpp | 105 // (and (shl (lshr x, #sr), #sl), #m) 128 // (and (lshr x, #sr), #m) 143 // (shl (lshr x, #sr), #sl) 174 APInt A = APInt(BW, ~0ULL).lshr(SR).shl(SL); 180 APInt M = CM->getValue().lshr(SL);
|
/freebsd-11-stable/contrib/llvm-project/clang/lib/Basic/ |
H A D | FixedPoint.cpp | 118 Val = Val.lshr(1); 197 .lshr(Scale)
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64AddressingModes.h | 368 uint32_t Sign = Imm.lshr(15).getZExtValue() & 1; 369 int32_t Exp = (Imm.lshr(10).getSExtValue() & 0x1f) - 15; // -14 to 15 394 uint32_t Sign = Imm.lshr(31).getZExtValue() & 1; 395 int32_t Exp = (Imm.lshr(23).getSExtValue() & 0xff) - 127; // -126 to 127 422 uint64_t Sign = Imm.lshr(63).getZExtValue() & 1; 423 int64_t Exp = (Imm.lshr(52).getSExtValue() & 0x7ff) - 1023; // -1022 to 1023
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | GISelKnownBits.cpp | 332 Known.Zero = Known.Zero.lshr(Shift); 333 Known.One = Known.One.lshr(Shift);
|
H A D | Utils.cpp | 357 return C1.lshr(C2);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | DemandedBits.cpp | 167 AB = AOut.lshr(ShiftAmt); 188 AB = AOut.lshr(ShiftAmt);
|
H A D | BlockFrequencyInfoImpl.cpp | 579 // lshr by 1 gives EntryFreq/2. 580 BlockCount = (BlockCount + EntryFreq.lshr(1)).udiv(EntryFreq);
|
H A D | ValueTracking.cpp | 1261 // (lshr X, C1) & C2 == 0 iff (-1 >> C1) & C2 == 0 1263 APInt KZResult = KnownZero.lshr(ShiftAmt); 1270 return KnownOne.lshr(ShiftAmt); 1619 Known2.Zero.shl(ShiftAmt) | Known3.Zero.lshr(BitWidth - ShiftAmt); 1621 Known2.One.shl(ShiftAmt) | Known3.One.lshr(BitWidth - ShiftAmt); 5655 // 'lshr x, C' produces [0, UINT_MAX >> C]. 5656 Upper = APInt::getAllOnesValue(Width).lshr(*C) + 1; 5658 // 'lshr C, x' produces [C >> (Width-1), C]. 5662 Lower = C->lshr(ShiftAmount); 5712 Upper = Lower.lshr( [all...] |
H A D | ConstantFolding.cpp | 722 // Fold (lshr (or X, Y), 32) -> (lshr [X/Y], 32) if one doesn't contribute 2364 return ConstantInt::get(Ty, C1->lshr(LshrAmt)); 2367 return ConstantInt::get(Ty, C0->shl(ShlAmt) | C1->lshr(LshrAmt));
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSimplifyDemanded.cpp | 506 APInt DemandedMaskIn(DemandedMask.lshr(ShiftAmt)); 733 APInt DemandedMaskLHS(DemandedMask.lshr(ShiftAmt)); 740 RHSKnown.Zero.lshr(BitWidth - ShiftAmt); 742 RHSKnown.One.lshr(BitWidth - ShiftAmt); 958 BitMask1 = isLshr ? (BitMask1.lshr(ShrAmt) << ShlAmt) : 964 BitMask2 = isLshr ? BitMask2.lshr(ShrAmt - ShlAmt): 1503 APInt SubUndef = UndefElts2.lshr(OutIdx * Ratio).zextOrTrunc(Ratio); 1710 APInt LaneElts = OpUndefElts.lshr(InnerVWidthPerLane * Lane);
|
H A D | InstCombineCompares.cpp | 1149 /// Handle "(icmp eq/ne (ashr/lshr AP2, A), AP1)" -> 1198 } else if (AP1 == AP2.lshr(Shift)) { 1664 // be turned into lshr by SimplifyDemandedBits, but not if there is an 1666 if (!IsAshr || (C2.shl(*C3).lshr(*C3) == C2)) { 1674 APInt NewCst = IsShl ? C1.lshr(*C3) : C1.shl(*C3); 1675 APInt SameAsC1 = IsShl ? NewCst.shl(*C3) : NewCst.lshr(*C3); 1687 APInt NewAndCst = IsShl ? C2.lshr(*C3) : C2.shl(*C3); 1783 // (icmp pred (and (or (lshr A, B), A), 1), 0) --> 2080 APInt ShiftedC = C.lshr(*ShiftAmt); 2084 C.lshr(*ShiftAm [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | ConstantRange.h | 419 ConstantRange lshr(const ConstantRange &Other) const;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsSEISelDAGToDAG.cpp | 1065 const unsigned Hi = SplatValue.lshr(16).getLoBits(16).getZExtValue(); 1088 const unsigned Hi = SplatValue.lshr(16).getLoBits(16).getZExtValue(); 1137 const unsigned Hi = SplatValue.lshr(16).getLoBits(16).getZExtValue(); 1138 const unsigned Higher = SplatValue.lshr(32).getLoBits(16).getZExtValue(); 1139 const unsigned Highest = SplatValue.lshr(48).getLoBits(16).getZExtValue();
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | InterleavedLoadCombinePass.cpp | 129 // %Pa2 = lshr i64 %Pa1, 1 134 // %Pb2 = lshr i64 %Pb1, 1 148 // Pa_2 = %IDX/2 + 1 #1 | lshr 1 155 // Pb_2 = %IDX/2 + 2 #1 | lshr 1 330 Polynomial &lshr(const APInt &C) { function in class:__anon1731::Polynomial 457 // Remark: Distributing lshr with and arbitrary number n can be expressed as 458 // ((((B + A) lshr 1) lshr 1) ... ) {n times}. 486 A = A.lshr(shiftAmt); 929 Result.lshr( [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/IR/ |
H A D | ConstantRange.cpp | 289 APInt::getMaxValue(BitWidth).lshr(ShAmtUMax) + 1); 798 return lshr(Other); 1240 ConstantRange::lshr(const ConstantRange &Other) const { 1244 APInt max = getUnsignedMax().lshr(Other.getUnsignedMin()) + 1; 1245 APInt min = getUnsignedMin().lshr(Other.getUnsignedMax());
|
/freebsd-11-stable/contrib/gcc/ |
H A D | libgcc2.h | 264 #define __lshrdi3 __NDW(lshr,3)
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/ADT/ |
H A D | APSInt.h | 142 return IsUnsigned ? APSInt(lshr(Amt), true) : APSInt(ashr(Amt), false);
|
H A D | APInt.h | 207 /// out-of-line slow case for lshr. 987 APInt lshr(unsigned shiftAmt) const { function 1036 APInt lshr(const APInt &ShiftAmt) const { function
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Support/ |
H A D | APInt.cpp | 566 return this->lshr(BitWidth - numBits); 1078 return shl(rotateAmt) | lshr(BitWidth - rotateAmt); 1089 return lshr(rotateAmt) | shl(BitWidth - rotateAmt); 1234 t = signedMin + (d.lshr(d.getBitWidth() - 1)); 1276 APInt allOnes = APInt::getAllOnesValue(d.getBitWidth()).lshr(LeadingZeros); 2004 APInt Res = lshr(1) * RHS;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/AsmParser/ |
H A D | LLLexer.cpp | 848 INSTKEYWORD(shl, Shl); INSTKEYWORD(lshr, LShr); INSTKEYWORD(ashr, AShr);
|
/freebsd-11-stable/contrib/llvm-project/lldb/source/Utility/ |
H A D | Scalar.cpp | 1903 m_integer = m_integer.lshr(rhs.m_integer); 2749 m_integer = m_integer.lshr(bit_offset)
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/ExecutionEngine/Interpreter/ |
H A D | Execution.cpp | 1230 Result.IntVal = valueToShift.lshr(getShiftAmount(shiftAmount, valueToShift)); 1237 Dest.IntVal = valueToShift.lshr(getShiftAmount(shiftAmount, valueToShift)); 2092 Dest.IntVal = Op0.IntVal.lshr(Op1.IntVal.getZExtValue());
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | TargetLowering.cpp | 1358 if (SimplifyDemandedBits(Op0, DemandedBits.lshr(ShAmt), DemandedElts, 1560 APInt Demanded0 = DemandedBits.lshr(IsFSHL ? Amt : (BitWidth - Amt)); 3333 bestMask = Mask.lshr(offset * (width/8) * 8); 3728 SDValue CmpRHS = DAG.getConstant(C1.lshr(ShiftBits), dl, ShValTy); 4849 magics = Divisor.lshr(PreShift).magicu(PreShift); 5061 APInt D0 = D.lshr(K); 5293 APInt D0 = D.lshr(K);
|
H A D | SelectionDAG.cpp | 1274 EltParts.push_back(getConstant(NewVal.lshr(i * ViaEltSizeInBits) 2610 APInt DemandedSub = DemandedElts.lshr(i * NumSubVectorElts); 2746 Known.One &= Known2.One.lshr(Offset).trunc(BitWidth); 2747 Known.Zero &= Known2.Zero.lshr(Offset).trunc(BitWidth); 3938 APInt DemandedSub = DemandedElts.lshr(i * NumSubVectorElts); 4795 case ISD::SRL: return C1.lshr(C2); 5404 APInt ShiftedVal = N1C->getAPIntValue().lshr(Shift); 9549 APInt HighValue = SplatValue.lshr(HalfSize).trunc(HalfSize); 9551 APInt HighUndef = SplatUndef.lshr(HalfSize).trunc(HalfSize);
|