/freebsd-11-stable/contrib/llvm-project/llvm/tools/llvm-mca/Views/ |
H A D | InstructionInfoView.cpp | 29 TempStream << "[1]: #uOps\n[2]: Latency\n[3]: RThroughput\n" 53 unsigned Latency = MCSchedModel::computeInstrLatency(STI, SCDesc); local 55 Latency += MCSchedModel::getForwardingDelayCycles( 65 TempStream << Latency << " "; local 66 if (Latency < 10) 68 else if (Latency < 100)
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
H A D | MCInstrItineraries.h | 153 unsigned Latency = 0, StartCycle = 0; local 156 Latency = std::max(Latency, StartCycle + IS->getCycles()); 159 return Latency;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/MC/MCDisassembler/ |
H A D | Disassembler.cpp | 183 int Latency = 0; local 186 Latency = std::max(Latency, IID.getOperandCycle(SCClass, OpIdx)); 188 return Latency; 216 int16_t Latency = 0; 222 Latency = std::max(Latency, WLEntry->Cycles); 225 return Latency; 231 int Latency = getLatency(DC, Inst); local 234 if (Latency < [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/tools/llvm-xray/ |
H A D | xray-account.h | 47 void recordLatency(int32_t FuncId, uint64_t Latency) { argument 48 FunctionLatencies[FuncId].push_back(Latency);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/MC/ |
H A D | MCSchedule.cpp | 42 int Latency = 0; local 51 Latency = std::max(Latency, static_cast<int>(WLEntry->Cycles)); 53 return Latency;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/MCA/ |
H A D | InstrBuilder.cpp | 213 int Latency = MCSchedModel::computeInstrLatency(STI, SCDesc); local 215 ID.MaxLatency = Latency < 0 ? 100U : static_cast<unsigned>(Latency); 320 Write.Latency = 325 Write.Latency = ID.MaxLatency; 331 << ", Latency=" << Write.Latency 348 Write.Latency = 353 Write.Latency = ID.MaxLatency; 362 << ", Latency [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | ScheduleDAGSDNodes.cpp | 92 SU->Latency = Old->Latency; 417 // Assign the Latency field of NodeSUnit using target-provided information. 498 unsigned OpLatency = isChain ? 1 : OpSU->Latency; 615 SU->Latency = 0; 621 SU->Latency = 1; 628 SU->Latency = HighLatencyCycles; 630 SU->Latency = 1; 636 SU->Latency = 0; 639 SU->Latency [all...] |
H A D | ScheduleDAGVLIW.cpp | 242 if (FoundSUnit->Latency) // Don't increment CurCycle for pseudo-ops!
|
H A D | ScheduleDAGFast.cpp | 335 D.setLatency(LoadSU->Latency); 410 FromDep.setLatency(SU->Latency); 413 ToDep.setLatency(CopyFromSU->Latency);
|
H A D | ScheduleDAGRRList.cpp | 1116 D.setLatency(LoadSU->Latency); 1258 FromDep.setLatency(SU->Latency); 1261 ToDep.setLatency(CopyFromSU->Latency); 2516 if (left->Latency != right->Latency) 2517 return left->Latency > right->Latency ? 1 : -1;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TargetSchedule.cpp | 224 unsigned Latency = capLatency(WLEntry->Cycles); local 226 return Latency; 231 return Latency; 234 if (Advance > 0 && (unsigned)Advance > Latency) // unsigned wrap 236 return Latency - Advance;
|
H A D | CriticalAntiDepBreaker.cpp | 467 if (!Max || SU->getDepth() + SU->Latency > Max->getDepth() + Max->Latency) 475 << (Max->getDepth() + Max->Latency) << "\n");
|
H A D | ScheduleDAGInstrs.cpp | 545 unsigned Latency) { 548 Dep.setLatency(Latency); 580 // Assign the Latency field of SU using target-provided information. 581 SU->Latency = SchedModel.computeInstrLatency(SU->getInstr()); 877 if (SU->NumSuccs == 0 && SU->Latency > 1 && (HasVRegDef || MI.mayLoad())) { 879 Dep.setLatency(SU->Latency - 1); 544 addChainDependency(SUnit *SUa, SUnit *SUb, unsigned Latency) argument
|
H A D | MachineScheduler.cpp | 1340 unsigned LiveOutDepth = DefSU->getDepth() + DefSU->Latency; 1360 unsigned LiveInHeight = SU->getHeight() + DefSU->Latency; 1838 /// Given a Count of resource usage and a Latency value, return true if a 1843 unsigned Latency, bool AfterSchedNode) { 1844 int ResCntFactor = (int)(Count - (Latency * LFactor)); 2441 << (IsResourceLimited ? " - Resource" : " - Latency") 2560 << " Latency limited both directions.\n"); 2597 unsigned Latency = 0; local 2617 Latency = Cand.SU->getDepth(); 2620 Latency 1842 checkResourceLimit(unsigned LFactor, unsigned Count, unsigned Latency, bool AfterSchedNode) argument [all...] |
H A D | AggressiveAntiDepBreaker.cpp | 788 ((SU->getDepth() + SU->Latency) > 789 (CriticalPathSU->getDepth() + CriticalPathSU->Latency))) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ScheduleDAG.h | 94 /// Latency field of the predecessor, however advanced models may provide 96 unsigned Latency; member in class:llvm::SDep 114 Latency = 0; 118 Latency = 1; 124 : Dep(S, Order), Contents(), Latency(0) { 132 return overlaps(Other) && Latency == Other.Latency; 143 return Latency; 148 Latency = Lat; 273 unsigned short Latency variable [all...] |
H A D | ScheduleDAGInstrs.h | 207 unsigned Latency = 0); 210 void addChainDependencies(SUnit *SU, SUList &SUs, unsigned Latency) { argument 212 addChainDependency(SU, Entry, Latency);
|
H A D | MachinePipeliner.h | 325 unsigned Latency = 0; member in class:llvm::NodeSet 332 Latency = 0; 336 Latency += Succ.getLatency(); 377 unsigned getLatency() { return Latency; }
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | GCNILPSched.cpp | 157 if (left->Latency != right->Latency) 158 return left->Latency > right->Latency ? 1 : -1;
|
H A D | SIMachineScheduler.h | 34 Latency, enumerator in enum:llvm::SIScheduleCandReason
|
/freebsd-11-stable/sys/contrib/dev/acpica/include/ |
H A D | actbl3.h | 702 UINT32 Latency; member in struct:acpi_pcct_subspace 722 UINT32 Latency; member in struct:acpi_pcct_hw_reduced 742 UINT32 Latency; member in struct:acpi_pcct_hw_reduced_type2 765 UINT32 Latency; member in struct:acpi_pcct_ext_pcc_master 796 UINT32 Latency; member in struct:acpi_pcct_ext_pcc_slave
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonSubtarget.cpp | 436 int Latency = (InstrInfo.getOperandLatency(&InstrItins, *SrcI, local 441 Latency = std::max(Latency, 0); 443 I.setLatency(Latency);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 4300 unsigned Latency = getInstrLatency(ItinData, DefMI); local 4306 if (Latency > 0 && Subtarget.isThumb2()) { 4310 --Latency; 4312 return Latency; 4326 int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign, UseMCID, local 4329 if (Latency < 0) 4330 return Latency; 4337 if (Adj >= 0 || (int)Latency > -Adj) { 4338 return Latency + Adj; 4341 return Latency; 4360 int Latency = ItinData->getOperandCycle(DefMCID.getSchedClass(), DefIdx); local 4373 int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign, local 4630 unsigned Latency = 0; local 4659 unsigned Latency = ItinData->getStageLatency(Class); local 4702 unsigned Latency = local [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86CmovConversion.cpp | 465 unsigned Latency = TSchedModel.computeInstrLatency(&MI); local 466 DepthMap[&MI] = {MIDepth += Latency, MIDepthOpt += Latency};
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/MCA/ |
H A D | Instruction.h | 43 unsigned Latency; member in struct:llvm::mca::WriteDescriptor 164 unsigned getLatency() const { return WD->Latency; }
|