/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonOptAddrMode.cpp | 107 bool changeStore(MachineInstr *OldMI, MachineOperand ImmOp, 109 bool changeLoad(MachineInstr *OldMI, MachineOperand ImmOp, unsigned ImmOpNum); 111 const MachineOperand &ImmOp, unsigned ImmOpNum); 413 const MachineOperand ImmOp = AddMI->getOperand(2); local 425 OffsetOp.setImm(ImmOp.getImm() + OffsetOp.getImm()); 483 bool HexagonOptAddrMode::changeLoad(MachineInstr *OldMI, MachineOperand ImmOp, argument 502 MIB.add(ImmOp); 511 const GlobalValue *GV = ImmOp.getGlobal(); 512 int64_t Offset = ImmOp.getOffset() + OldMI->getOperand(2).getImm(); 514 MIB.addGlobalAddress(GV, Offset, ImmOp 544 changeStore(MachineInstr *OldMI, MachineOperand ImmOp, unsigned ImmOpNum) argument 603 changeAddAsl(NodeAddr<UseNode *> AddAslUN, MachineInstr *AddAslMI, const MachineOperand &ImmOp, unsigned ImmOpNum) argument 671 const MachineOperand ImmOp = TfrMI->getOperand(1); local [all...] |
H A D | HexagonAsmPrinter.cpp | 255 MCOperand &ImmOp = Inst.getOperand(i); local 256 const auto *HE = static_cast<const HexagonMCExpr*>(ImmOp.getExpr());
|
H A D | HexagonConstExtenders.cpp | 1761 const MachineOperand &ImmOp = MI.getOperand(IsAddi ? 2 : 1); local 1762 assert(Ex.Rs == RegOp && EV == ImmOp && Ex.Neg != IsAddi && 1878 MachineOperand &ImmOp = P.first->getOperand(J+1); local 1879 ImmOp.setImm(ImmOp.getImm() + Diff);
|
H A D | HexagonBitSimplify.cpp | 2274 unsigned ImmOp = Pos <= P ? W-Z : Z; 2284 if (In->getOperand(2).getImm() != ImmOp) 2302 .addImm(ImmOp);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVMergeBaseOffset.cpp | 244 MachineOperand &ImmOp = LoADDI.getOperand(2); local 245 ImmOp.setOffset(Offset); 246 Tail.addOperand(ImmOp);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/BPF/ |
H A D | BPFMISimplifyPatchable.cpp | 120 const MachineOperand &ImmOp = DefInst->getOperand(2); local 121 if (!ImmOp.isImm() || ImmOp.getImm() != 0)
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86CallFrameOptimization.cpp | 291 MachineOperand ImmOp = MI->getOperand(X86::AddrNumOperands); local 292 return ImmOp.getImm() == 0 ? Convert : Exit; 297 MachineOperand ImmOp = MI->getOperand(X86::AddrNumOperands); local 298 return ImmOp.getImm() == -1 ? Convert : Exit;
|
H A D | X86MCInstLower.cpp | 293 unsigned ImmOp = Inst.getNumOperands() - 1; local 295 (Inst.getOperand(ImmOp).isImm() || Inst.getOperand(ImmOp).isExpr()) && 307 MCOperand Saved = Inst.getOperand(ImmOp);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ThumbRegisterInfo.cpp | 394 MachineOperand &ImmOp = MI.getOperand(ImmIdx); 401 ImmOp.ChangeToImmediate(ImmedOffset); 418 ImmOp.ChangeToImmediate(0); 422 ImmOp.ChangeToImmediate(ImmedOffset);
|
H A D | Thumb2InstrInfo.cpp | 654 MachineOperand &ImmOp = MI.getOperand(FrameRegIdx+1); 681 ImmOp.ChangeToImmediate(ImmedOffset); 699 ImmOp.ChangeToImmediate(ImmedOffset);
|
H A D | ARMBaseInstrInfo.cpp | 2633 MachineOperand &ImmOp = MI.getOperand(ImmIdx); local 2648 ImmOp.ChangeToImmediate(ImmedOffset); 2661 ImmOp.ChangeToImmediate(ImmedOffset);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AVR/ |
H A D | AVRISelDAGToDAG.cpp | 241 SDValue ImmOp = Op->getOperand(1); local 242 ConstantSDNode *ImmNode = dyn_cast<ConstantSDNode>(ImmOp); 284 Disp = ImmOp;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIFoldOperands.cpp | 882 MachineOperand ImmOp = MachineOperand::CreateImm(Imm.getSExtValue()); local 883 tryAddToFoldList(FoldList, UseMI, UseOpIdx, &ImmOp, TII); 990 MachineOperand *ImmOp) { 994 MI->getOperand(1).ChangeToImmediate(~ImmOp->getImm()); 1389 const MachineOperand *ImmOp = nullptr; local 1393 ImmOp = Src0; 1396 ImmOp = Src1; 1401 int OMod = getOModValue(Op, ImmOp->getImm()); 987 tryConstantFoldOp(MachineRegisterInfo &MRI, const SIInstrInfo *TII, MachineInstr *MI, MachineOperand *ImmOp) argument
|
H A D | SIFixSGPRCopies.cpp | 334 const MachineOperand *ImmOp = local 336 if (!ImmOp->isImm()) 353 Imm = ImmOp->getImm();
|
H A D | AMDGPUInstructionSelector.cpp | 1420 MachineOperand &ImmOp = I.getOperand(1); 1423 if (ImmOp.isFPImm()) { 1424 const APInt &Imm = ImmOp.getFPImm()->getValueAPF().bitcastToAPInt(); 1425 ImmOp.ChangeToImmediate(Imm.getZExtValue()); 1426 } else if (ImmOp.isCImm()) { 1427 ImmOp.ChangeToImmediate(ImmOp.getCImm()->getZExtValue());
|
H A D | SIInstrInfo.cpp | 2334 const MachineOperand *ImmOp = getNamedOperand(DefMI, AMDGPU::OpName::src0); local 2335 assert(ImmOp); 2337 if (!ImmOp->isImm()) 2345 if (!isInlineConstant(*ImmOp, AMDGPU::OPERAND_REG_INLINE_AC_INT32)) 2350 UseMI.getOperand(1).ChangeToImmediate(ImmOp->getImm()); 2370 if (isInlineConstant(UseMI, *Src0, *ImmOp)) 2397 const int64_t Imm = ImmOp->getImm(); 2480 const int64_t Imm = ImmOp->getImm();
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/BPF/AsmParser/ |
H A D | BPFAsmParser.cpp | 91 struct ImmOp { struct in struct:__anon2197::BPFOperand 99 ImmOp Imm;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86Operand.h | 54 struct ImmOp { struct in struct:llvm::final 76 struct ImmOp Imm;
|
H A D | X86AsmParser.cpp | 2681 const MCExpr *ImmOp = MCConstantExpr::create(ComparisonPredicate, local 2683 Operands.push_back(X86Operand::CreateImm(ImmOp, NameLoc, NameLoc)); 2722 const MCExpr *ImmOp = MCConstantExpr::create(ComparisonPredicate, local 2724 Operands.push_back(X86Operand::CreateImm(ImmOp, NameLoc, NameLoc));
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Lanai/AsmParser/ |
H A D | LanaiAsmParser.cpp | 124 struct ImmOp { struct in struct:__anon2281::LanaiOperand 138 struct ImmOp Imm;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Sparc/AsmParser/ |
H A D | SparcAsmParser.cpp | 235 struct ImmOp { struct in class:__anon2392::SparcOperand 248 struct ImmOp Imm;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64InstructionSelector.cpp | 1659 MachineOperand &ImmOp = I.getOperand(1); local 1661 ImmOp.ChangeToImmediate( 1662 ImmOp.getFPImm()->getValueAPF().bitcastToAPInt().getZExtValue()); 3431 MachineOperand &ImmOp = I.getOperand(1); local 3439 if (ImmOp.getFPImm()->isNullValue()) 3443 const APFloat &ImmValAPF = ImmOp.getFPImm()->getValueAPF(); 3453 ImmOp.ChangeToImmediate(Imm);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/ |
H A D | RISCVAsmParser.cpp | 230 struct ImmOp { struct in struct:__anon2376::RISCVOperand 246 ImmOp Imm;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
H A D | MipsAsmParser.cpp | 848 struct ImmOp { struct in class:__anon2306::MipsOperand 864 struct ImmOp Imm; 2836 const MCOperand &ImmOp = Inst.getOperand(1); local 2837 assert(ImmOp.isImm() && "expected immediate operand kind"); 2841 if (loadImmediate(ImmOp.getImm(), DstRegOp.getReg(), Mips::NoRegister, 3589 const MCOperand &ImmOp = Inst.getOperand(1); local 3590 assert(ImmOp.isImm() && "expected immediate operand kind"); 3619 int64_t ImmValue = ImmOp.getImm();
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/AsmParser/ |
H A D | PPCAsmParser.cpp | 188 struct ImmOp { struct in struct:__anon2343::PPCOperand 203 struct ImmOp Imm;
|