Searched refs:FGETSIGN (Results 1 - 8 of 8) sorted by relevance
| /freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 368 /// INT = FGETSIGN(FP) - Return the sign bit of the specified floating point
370 FGETSIGN, enumerator in enum:llvm::ISD::NodeType
|
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 262 case ISD::FGETSIGN: return "fgetsign";
|
| H A D | TargetLowering.cpp | 1898 // thing demanded, turn this into a FGETSIGN.
1902 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT);
1903 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32);
1908 // Make a FGETSIGN + SHL to move the sign bit into the appropriate
1910 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src);
|
| H A D | SelectionDAG.cpp | 3120 case ISD::FGETSIGN:
|
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 637 setOperationAction(ISD::FGETSIGN, VT, Expand);
|
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 994 setOperationAction(ISD::FGETSIGN, MVT::v4f64, Expand);
1045 setOperationAction(ISD::FGETSIGN, MVT::v4f32, Expand);
|
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 542 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom);
543 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom);
20552 "Unexpected type for FGETSIGN");
20554 // Lower ISD::FGETSIGN to (AND (X86ISD::MOVMSK ...) 1).
[all...] |
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 960 setOperationAction(ISD::FGETSIGN, MVT::f64, Expand);
|
Completed in 517 milliseconds