/freebsd-10.0-release/contrib/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeVectorOps.cpp | 133 for (unsigned i = 0, e = Op.getNode()->getNumValues(); i != e; ++i) 144 SDNode* Node = Op.getNode(); 152 SDValue(DAG.UpdateNodeOperands(Op.getNode(), Ops.data(), Ops.size()), 0); 155 LoadSDNode *LD = cast<LoadSDNode>(Op.getNode()); 164 StoreSDNode *ST = cast<StoreSDNode>(Op.getNode()); 279 if (Tmp1.getNode()) { 299 Result = DAG.UnrollVectorOp(Op.getNode()); 320 assert(Op.getNode()->getNumValues() == 1 && 328 Operands[j] = DAG.getNode(ISD::BITCAST, dl, NVT, Op.getOperand(j)); 333 Op = DAG.getNode(O [all...] |
H A D | DAGCombiner.cpp | 169 // SDValue.getNode() == 0 - No change was made 170 // SDValue.getNode() == N - N was replaced, is dead and has been handled. 485 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), 490 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), 504 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), 515 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), 521 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), 528 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), 532 return DAG.getNode(ISD::FP_ROUND, Op.getDebugLoc(), Op.getValueType(), 571 if (isSetCCEquivalent(N, N0, N1, N2) && N.getNode() [all...] |
H A D | LegalizeVectorTypes.cpp | 124 if (R.getNode()) 131 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), 139 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), 151 return DAG.getNode(ISD::BITCAST, N->getDebugLoc(), 161 return DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), EltVT, InOp); 177 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, N->getDebugLoc(), 185 return DAG.getNode(ISD::FP_ROUND, N->getDebugLoc(), 191 return DAG.getNode(ISD::FPOWI, N->getDebugLoc(), 202 Op = DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), EltVT, Op); 230 return DAG.getNode( [all...] |
H A D | LegalizeTypes.cpp | 44 // folding that occurs when using the DAG.getNode operators. Secondly, a new 102 assert(NewVal.getNode()->getNodeId() != NewNode && 271 if (IgnoreNodeResults(N->getOperand(i).getNode())) 394 // the checking loop below. Implicit folding by the DAG.getNode operators and 416 if (!IgnoreNodeResults(I->getOperand(i).getNode()) && 476 if (Op.getNode()->getNodeId() == Processed) 522 Val.setNode(AnalyzeNewNode(Val.getNode())); 523 if (Val.getNode()->getNodeId() == Processed) 558 assert(I->first.getNode() != N); 564 assert(I->first.getNode() ! [all...] |
H A D | LegalizeIntegerTypes.cpp | 143 if (Res.getNode()) 156 return DAG.getNode(ISD::AssertSext, N->getDebugLoc(), 163 return DAG.getNode(ISD::AssertZext, N->getDebugLoc(), 220 return DAG.getNode(ISD::BITCAST, dl, NOutVT, GetPromotedInteger(InOp)); 224 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, GetSoftenedFloat(InOp)); 231 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, 245 InOp = DAG.getNode(ISD::ANY_EXTEND, dl, 249 return DAG.getNode(ISD::BITCAST, dl, NOutVT, InOp); 256 return DAG.getNode(ISD::BITCAST, dl, NOutVT, GetWidenedVector(InOp)); 259 return DAG.getNode(IS [all...] |
H A D | LegalizeTypesGeneric.cpp | 54 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); 55 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); 61 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); 62 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); 68 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); 69 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); 74 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); 75 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); 82 Lo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, 84 Hi = DAG.getNode(IS [all...] |
H A D | ResourcePriorityQueue.cpp | 79 const SDNode *ScegN = PredSU->getNode(); 117 const SDNode *ScegN = SuccSU->getNode(); 135 MVT VT = Op.getNode()->getSimpleValueType(Op.getResNo()); 248 if (!SU || !SU->getNode()) 253 if (SU->getNode()->getGluedNode()) 258 if (SU->getNode()->isMachineOpcode()) 259 switch (SU->getNode()->getMachineOpcode()) { 262 SU->getNode()->getMachineOpcode()))) 293 if (!isResourceAvailable(SU) || SU->getNode()->getGluedNode()) { 298 if (SU->getNode() [all...] |
H A D | LegalizeDAG.cpp | 170 ReplacedNode(Old.getNode()); 318 SDValue Result = DAG.getNode(ISD::BITCAST, dl, intVT, Val); 359 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr, 361 Ptr = DAG.getNode(ISD::ADD, dl, Ptr.getValueType(), Ptr, Increment); 383 DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &Stores[0], 400 SDValue Hi = DAG.getNode(ISD::SRL, dl, VT, Val, ShiftAmount); 407 Ptr = DAG.getNode(ISD::ADD, dl, Ptr.getValueType(), Ptr, 416 DAG.getNode(ISD::TokenFactor, dl, MVT::Other, Store1, Store2); 441 SDValue Result = DAG.getNode(ISD::BITCAST, dl, LoadedVT, newLoad); 443 Result = DAG.getNode(V [all...] |
H A D | SelectionDAGBuilder.cpp | 134 Lo = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[0]); 135 Hi = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[1]); 141 Val = DAG.getNode(ISD::BUILD_PAIR, DL, RoundVT, Lo, Hi); 155 Hi = DAG.getNode(ISD::ANY_EXTEND, DL, TotalVT, Hi); 156 Hi = DAG.getNode(ISD::SHL, DL, TotalVT, Hi, 159 Lo = DAG.getNode(ISD::ZERO_EXTEND, DL, TotalVT, Lo); 160 Val = DAG.getNode(ISD::OR, DL, TotalVT, Lo, Hi); 167 Lo = DAG.getNode(ISD::BITCAST, DL, EVT(MVT::f64), Parts[0]); 168 Hi = DAG.getNode(ISD::BITCAST, DL, EVT(MVT::f64), Parts[1]); 171 Val = DAG.getNode(IS [all...] |
H A D | TargetLowering.cpp | 190 SDValue Tmp = DAG.getNode(ISD::SETCC, dl, getSetCCResultType(RetVT), 193 NewLHS = DAG.getNode(ISD::SETCC, dl, getSetCCResultType(RetVT), NewLHS, 195 NewLHS = DAG.getNode(ISD::OR, dl, Tmp.getValueType(), Tmp, NewLHS); 283 SDValue New = DAG.getNode(Op.getOpcode(), dl, VT, Op.getOperand(0), 308 assert(Op.getNode()->getNumValues() == 1 && 313 if (!Op.getNode()->hasOneUse()) 328 SDValue X = DAG.getNode(Op.getOpcode(), dl, SmallVT, 329 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, 330 Op.getNode()->getOperand(0)), 331 DAG.getNode(IS [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/R600/ |
H A D | AMDGPUISelLowering.cpp | 87 return DAG.getNode(AMDGPUISD::RET_FLAG, DL, MVT::Other, Chain); 98 Op.getNode()->dump(); 125 return DAG.getNode(ISD::FEXP2, DL, VT, Op.getOperand(1)); 129 return DAG.getNode(AMDGPUISD::FRACT, DL, VT, Op.getOperand(1)); 131 return DAG.getNode(AMDGPUISD::FMAX, DL, VT, Op.getOperand(1), 134 return DAG.getNode(AMDGPUISD::SMAX, DL, VT, Op.getOperand(1), 137 return DAG.getNode(AMDGPUISD::UMAX, DL, VT, Op.getOperand(1), 140 return DAG.getNode(AMDGPUISD::FMIN, DL, VT, Op.getOperand(1), 143 return DAG.getNode(AMDGPUISD::SMIN, DL, VT, Op.getOperand(1), 146 return DAG.getNode(AMDGPUIS [all...] |
H A D | AMDILISelLowering.cpp | 307 DST = SDValue(Op.getNode(), 0); 325 DST = SDValue(Op.getNode(), 0); 344 Data = DAG.getNode(ISD::ZERO_EXTEND, DL, IVT, Data); 350 Data = DAG.getNode(ISD::SHL, DL, DVT, Data, Shift); 352 Data = DAG.getNode(ISD::SRA, DL, DVT, Data, Shift); 388 Result = DAG.getNode( 416 SDValue jq = DAG.getNode(ISD::XOR, DL, OVT, LHS, RHS); 419 jq = DAG.getNode(ISD::SRA, DL, OVT, jq, DAG.getConstant(bitsize - 2, OVT)); 422 jq = DAG.getNode(ISD::OR, DL, OVT, jq, DAG.getConstant(1, OVT)); 434 SDValue fa = DAG.getNode(IS [all...] |
/freebsd-10.0-release/contrib/llvm/include/llvm/CodeGen/ |
H A D | MachinePostDominators.h | 50 return DT->getNode(BB); 53 MachineDomTreeNode *getNode(MachineBasicBlock *BB) const { function in struct:llvm::MachinePostDominatorTree 54 return DT->getNode(BB);
|
/freebsd-10.0-release/contrib/llvm/lib/Analysis/ |
H A D | TypeBasedAliasAnalysis.cpp | 87 /// getNode - Get the MDNode for this TBAANode. 88 const MDNode *getNode() const { return Node; } function in class:__anon2120::TBAANode 126 const MDNode *getNode() const { return Node; } function in class:__anon2120::TBAAStructTagNode 162 const MDNode *getNode() const { return Node; } function in class:__anon2120::TBAAStructTypeNode 275 if (T.getNode() == B) 281 if (!T.getNode()) 287 if (T.getNode() == A) 293 if (!T.getNode()) 301 if (RootA.getNode() != RootB.getNode()) [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/ARM/ |
H A D | ARMSelectionDAGInfo.cpp | 67 DAG.getNode(ISD::ADD, dl, MVT::i32, Src, 74 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); 79 DAG.getNode(ISD::ADD, dl, MVT::i32, Dst, 85 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); 106 DAG.getNode(ISD::ADD, dl, MVT::i32, Src, 115 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); 129 DAG.getNode(ISD::ADD, dl, MVT::i32, Dst, 136 return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); 171 Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src); 173 Src = DAG.getNode(IS [all...] |
H A D | ARMISelLowering.cpp | 1273 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); 1276 SDValue Vec = DAG.getNode(ISD::UNDEF, dl, MVT::v2f64); 1277 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, 1288 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); 1289 Val = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, 1303 Val = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), Val); 1322 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff); 1336 SDValue fmrrd = DAG.getNode(ARMISD::VMOVRRD, dl, 1344 if (StackPtr.getNode() == 0) 1431 Arg = DAG.getNode(IS [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/XCore/ |
H A D | XCoreISelLowering.cpp | 186 case ISD::SUB: return ExpandADDSUB(Op.getNode(), DAG); 219 SDValue Cond = DAG.getNode(ISD::SETCC, dl, MVT::i32, Op.getOperand(2), 221 return DAG.getNode(ISD::SELECT, dl, MVT::i32, Cond, Op.getOperand(0), 237 return DAG.getNode(XCoreISD::CPRelativeWrapper, dl, MVT::i32, GA); 238 return DAG.getNode(XCoreISD::DPRelativeWrapper, dl, MVT::i32, GA); 240 return DAG.getNode(XCoreISD::PCRelativeWrapper, dl, MVT::i32, GA); 257 GA = DAG.getNode(ISD::ADD, DL, MVT::i32, GA, Remaining); 263 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::i32, 275 return DAG.getNode(XCoreISD::PCRelativeWrapper, DL, getPointerTy(), Result); 293 return DAG.getNode(XCoreIS [all...] |
/freebsd-10.0-release/contrib/llvm/include/llvm/Analysis/ |
H A D | PostDominators.h | 50 return DT->getNode(BB); 53 inline DomTreeNode *getNode(BasicBlock *BB) const { function in struct:llvm::PostDominatorTree 54 return DT->getNode(BB);
|
/freebsd-10.0-release/contrib/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 227 if (Flag.getNode()) 230 return DAG.getNode(SPISD::RET_FLAG, DL, MVT::Other, 268 OutVal = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), OutVal); 271 OutVal = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), OutVal); 274 OutVal = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), OutVal); 282 OutVal = DAG.getNode(ISD::SHL, DL, MVT::i64, OutVal, 288 SDValue NV = DAG.getNode(ISD::ZERO_EXTEND, DL, MVT::i64, OutVals[i+1]); 289 OutVal = DAG.getNode(ISD::OR, DL, MVT::i64, OutVal, NV); 305 if (Flag.getNode()) 308 return DAG.getNode(SPIS [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelDAGToDAG.cpp | 74 if (Base.getNode() != 0) 75 Base.getNode()->dump(); 81 if (Index.getNode() != 0) 82 Index.getNode()->dump(); 286 if (AM.hasIndexField() && !AM.Index.getNode()) { 429 (AM.Index.getNode() && expandAddress(AM, false))) 434 !shouldUseLA(AM.Base.getNode(), AM.Disp, AM.Index.getNode())) 455 if (N.getNode()->getNodeId() == -1 || 456 N.getNode() [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 90 return DAG.getNode(ISD::BUILD_VECTOR, dl, ResultVT, 94 SDValue Result = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, ResultVT, Vec, 127 return DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, 1509 return DAG.getNode(X86ISD::GlobalBaseReg, DebugLoc(), getPointerTy()); 1621 ValToCopy = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), ValToCopy); 1623 ValToCopy = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), ValToCopy); 1625 ValToCopy = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), ValToCopy); 1627 ValToCopy = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), ValToCopy); 1650 ValToCopy = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f80, ValToCopy); 1661 ValToCopy = DAG.getNode(IS [all...] |
H A D | X86ISelDAGToDAG.cpp | 82 return IndexReg.getNode() != 0 || Base_Reg.getNode() != 0; 90 dyn_cast_or_null<RegisterSDNode>(Base_Reg.getNode())) 104 if (Base_Reg.getNode() != 0) 105 Base_Reg.getNode()->dump(); 111 if (IndexReg.getNode() != 0) 112 IndexReg.getNode()->dump(); 257 if (AM.Segment.getNode()) 365 if (Chain.getNode() == Load.getNode()) [all...] |
/freebsd-10.0-release/contrib/llvm/include/llvm/CodeGen/PBQP/ |
H A D | Graph.h | 116 NodeEntry& getNode(NodeItr nItr) { return *nItr; } function in class:PBQP::Graph 117 const NodeEntry& getNode(ConstNodeItr nItr) const { return *nItr; } function in class:PBQP::Graph 133 NodeEntry &n1 = getNode(ne.getNode1()); 134 NodeEntry &n2 = getNode(ne.getNode2()); 200 Vector& getNodeCosts(NodeItr nItr) { return getNode(nItr).getCosts(); } 206 return getNode(nItr).getCosts(); 214 void setNodeData(NodeItr nItr, void *data) { getNode(nItr).setData(data); } 219 void* getNodeData(NodeItr nItr) { return getNode(nItr).getData(); } 249 return getNode(nItr).getDegree(); 274 return getNode(nIt [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 682 else if (ISD::isEXTLoad(Op.getNode()) || ISD::isNON_EXTLoad(Op.getNode())) { 884 if (UniquedVals[i&(Multiple-1)].getNode() == 0) 899 if (UniquedVals[i].getNode() == 0) continue; // Must have been undefs. 906 if (UniquedVals[Multiple-1].getNode() == 0) 913 if (UniquedVals[Multiple-1].getNode() == 0) 926 if (OpVal.getNode() == 0) 932 if (OpVal.getNode() == 0) return SDValue(); // All UNDEF: use implicit def. 991 return isIntS16Immediate(Op.getNode(), Imm); 1280 if (Val == Base || Base.getNode() [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/Mips/ |
H A D | MipsSEISelLowering.cpp | 156 SDNode *ADDCNode = ADDENode->getOperand(2).getNode(); 163 SDNode *MultNode = MultHi.getNode(); 167 if (MultLo.getNode() != MultNode) 192 SDValue ACCIn = CurDAG->getNode(MipsISD::InsertLOHI, DL, MVT::Untyped, 199 SDValue MAdd = CurDAG->getNode(MultOpc, DL, MVT::Untyped, 207 SDValue LoOut = CurDAG->getNode(MipsISD::ExtractLOHI, DL, MVT::i32, MAdd, 213 SDValue HiOut = CurDAG->getNode(MipsISD::ExtractLOHI, DL, MVT::i32, MAdd, 232 SDNode *SUBCNode = SUBENode->getOperand(2).getNode(); 239 SDNode *MultNode = MultHi.getNode(); 243 if (MultLo.getNode() ! [all...] |