Searched refs:Writes (Results 1 - 7 of 7) sorted by relevance
| /freebsd-10.0-release/contrib/llvm/utils/TableGen/ |
| H A D | CodeGenSchedule.h | 109 /// Writes and ReadDefs are empty. ProcIndices contains 0 for any processor.
118 /// provided InstrRW records for this class. ItinClassDef or Writes/Reads may
126 /// that mapped the itinerary class to the variant Writes or Reads.
132 IdxVec Writes; member in struct:llvm::CodeGenSchedClass
148 return ItinClassDef == IC && Writes == W && Reads == R;
335 void findRWs(const RecVec &RWDefs, IdxVec &Writes, IdxVec &Reads) const;
347 const IdxVec &Writes,
393 void collectRWResources(const IdxVec &Writes, const IdxVec &Reads,
|
| H A D | CodeGenSchedule.cpp | 190 RecVec Seq = RWDef->getValueAsListOfDefs("Writes");
298 findRWs(WI->TheDef->getValueAsListOfDefs("Writes"), WI->Sequence,
388 IdxVec &Writes, IdxVec &Reads) const {
392 findRWs(WriteDefs, Writes, false);
515 IdxVec Writes, Reads;
517 findRWs((*I)->TheDef->getValueAsListOfDefs("SchedRW"), Writes, Reads);
522 unsigned SCIdx = addSchedClass(ItinDef, Writes, Reads, ProcIndices);
558 if (!SC.Writes.empty()) {
561 for (IdxIter WI = SC.Writes.begin(), WE = SC.Writes
[all...] |
| H A D | SubtargetEmitter.cpp | 888 IdxVec Writes = SCI->Writes; local
903 Writes.clear();
906 Writes, Reads);
909 if (Writes.empty()) {
917 Writes, Reads);
921 if (Writes.empty()) {
931 for (IdxIter WI = Writes.begin(), WE = Writes.end(); WI != WE; ++WI) {
|
| /freebsd-10.0-release/contrib/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBundle.h | 158 /// Writes - One of the operands writes the virtual register.
159 bool Writes; member in struct:llvm::MachineOperandIteratorBase::VirtRegInfo
|
| /freebsd-10.0-release/contrib/llvm/lib/CodeGen/ |
| H A D | MachineInstrBundle.cpp | 273 RI.Writes = true;
|
| H A D | InlineSpiller.cpp | 1167 if (RI.Writes) {
1211 if (RI.Writes) {
|
| H A D | RegisterCoalescer.cpp | 906 bool Reads, Writes; local
907 tie(Reads, Writes) = UseMI->readsWritesVirtualRegister(SrcReg, &Ops);
|
Completed in 107 milliseconds