Searched refs:CVMX_MIO_UARTX_LSR (Results 1 - 7 of 7) sorted by relevance

/freebsd-10.0-release/sys/contrib/octeon-sdk/
H A Dcvmx-uart.h91 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(uart_index));
119 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(uart_index));
141 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(uart_index));
H A Dcvmx-debug-uart.c96 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(cvmx_debug_uart));
116 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(cvmx_debug_uart));
H A Dcvmx-uart.c120 cvmx_read_csr(CVMX_MIO_UARTX_LSR(uart_index));
H A Dcvmx-app-init.c225 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(uart));
251 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(uart));
H A Dcvmx-interrupt.c140 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(0));
281 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(cvmx_debug_uart));
H A Dcvmx-mio-defs.h1412 static inline uint64_t CVMX_MIO_UARTX_LSR(unsigned long offset) function
1427 cvmx_warn("CVMX_MIO_UARTX_LSR(%lu) is invalid on this chip\n", offset);
1431 #define CVMX_MIO_UARTX_LSR(offset) (CVMX_ADD_IO_SEG(0x0001180000000828ull) + ((offset) & 1) * 1024) macro
/freebsd-10.0-release/sys/mips/cavium/
H A Docteon_machdep.c495 lsrval.u64 = cvmx_read_csr(CVMX_MIO_UARTX_LSR(0));

Completed in 206 milliseconds