Searched refs:CTL (Results 1 - 7 of 7) sorted by relevance

/freebsd-10.0-release/crypto/openssh/regress/
H A Dmultiplex.sh4 CTL=/tmp/openssh.regress.ctl-sock.$$
18 ${SSH} -F $OBJ/ssh_config -S $CTL -Ocheck otherhost \
30 ${SSH} -Nn2 -MS$CTL -F $OBJ/ssh_config -oSendEnv="_XXX_TEST" somehost \
40 _XXX_TEST=blah ${SSH} -F $OBJ/ssh_config -oSendEnv="_XXX_TEST" -S$CTL otherhost sh << 'EOF'
50 ${SSH} -F $OBJ/ssh_config -S$CTL otherhost cat ${DATA} > ${COPY}
56 ${SSH} -F $OBJ/ssh_config -S $CTL otherhost cat ${DATA} > ${COPY}
63 ${SFTP} -S ${SSH} -F $OBJ/ssh_config -oControlPath=$CTL otherhost >>$TEST_REGRESS_LOGFILE 2>&1
69 ${SCP} -S ${SSH} -F $OBJ/ssh_config -oControlPath=$CTL otherhost:${DATA} ${COPY} >>$TEST_REGRESS_LOGFILE 2>&1
78 ${SSH} -F $OBJ/ssh_config -S $CTL otherhost exit $s
86 ${SSH} -F $OBJ/ssh_config -S $CTL
[all...]
H A Dforward-control.sh8 CTL=$OBJ/ctl-sock
/freebsd-10.0-release/contrib/jemalloc/src/
H A Dctl.c192 #define CTL(c) 0, NULL, c##_ctl macro
201 {NAME("enabled"), CTL(thread_tcache_enabled)},
202 {NAME("flush"), CTL(thread_tcache_flush)}
206 {NAME("arena"), CTL(thread_arena)},
207 {NAME("allocated"), CTL(thread_allocated)},
208 {NAME("allocatedp"), CTL(thread_allocatedp)},
209 {NAME("deallocated"), CTL(thread_deallocated)},
210 {NAME("deallocatedp"), CTL(thread_deallocatedp)},
215 {NAME("debug"), CTL(config_debug)},
216 {NAME("dss"), CTL(config_ds
424 #undef CTL macro
[all...]
/freebsd-10.0-release/sys/cam/ctl/
H A DREADME.ctl.txt3 CTL - CAM Target Layer Description
13 Configuring and Running CTL
22 CTL is a disk and processor device emulation subsystem originally written
27 (who acquired Copan's assets in 2010) and Spectra Logic in 2010, CTL is
29 that Spectra would work to get CTL into the FreeBSD tree.
52 Configuring and Running CTL:
55 - After applying the CTL patchset to your tree, build world and install it
75 - You should now see the CTL disk LUN through camcontrol devlist:
81 This is visible through the CTL CAM SIM. This allows using CTL withou
[all...]
/freebsd-10.0-release/sys/dev/ctau/
H A Dctau.c490 set(MD0, 0); set(MD1, 0); set(MD2, 0); set(CTL, 0);
509 set(MD0, 1); set(MD1, 1); set(MD2, 1); set(CTL, 1);
1057 outb (c->CTL, c->rts ? 0 : CTL_RTS_INV);
1072 outb (c->CTL, c->hopt.ctl & ~CTL_IDLE_PTRN);
1084 outb (c->CTL, c->hopt.ctl & ~CTL_RTS_INV);
1086 outb (c->CTL, c->hopt.ctl | CTL_RTS_INV);
1470 outb (c->CTL, inb (c->CTL) & ~CTL_RTS_INV);
1472 outb (c->CTL, inb (c->CTL) | CTL_RTS_IN
[all...]
H A Dctddk.h297 * Control register (CTL) bits - from hdc64570.h.
362 port_t MD0, MD1, MD2, CTL, RXS, TXS, TMC, CMD, ST0, member in struct:_ct_chan_t
/freebsd-10.0-release/contrib/texinfo/makeinfo/
H A Dmakeinfo.h252 #define CTL(c) ((c) & (~control_character_bit))
247 #define CTL macro

Completed in 110 milliseconds