Searched refs:WREG8 (Results 1 - 4 of 4) sorted by relevance

/freebsd-10-stable/sys/dev/drm2/radeon/
H A Dradeon_legacy_tv.c289 WREG8(RADEON_CLOCK_CNTL_INDEX, RADEON_PLL_TEST_CNTL);
291 WREG8(RADEON_CLOCK_CNTL_DATA + 3, 0);
H A Dr100.c2996 WREG8(RADEON_CLOCK_CNTL_INDEX, reg & 0x3f);
3005 WREG8(RADEON_CLOCK_CNTL_INDEX, ((reg & 0x3f) | RADEON_PLL_WR_EN));
3870 WREG8(R_0003C2_GENMO_WT, C_0003C2_VGA_RAM_EN & save->GENMO_WT);
3901 WREG8(R_0003C2_GENMO_WT, save->GENMO_WT);
3914 WREG8(R_0003C2_GENMO_WT, C_0003C2_VGA_RAM_EN & tmp);
H A Dradeon_display.c61 WREG8(AVIVO_DC_LUT_RW_INDEX, 0);
177 WREG8(RADEON_PALETTE_INDEX, 0);
H A Dradeon.h1686 #define WREG8(reg, v) bus_write_1((rdev->rmmio), (reg), v) macro

Completed in 154 milliseconds