Searched refs:high (Results 1 - 9 of 9) sorted by relevance
/broadcom-cfe-1.4.2/cfe/arch/mips/chipset/sibyte/src/ |
H A D | ui_corecmds.c | 118 "show tlb [low [high]]\n\n" 176 int high = K_NTLBENTRIES; local 181 high = low+1; 184 high = atoi(x)+1; 188 for (idx = low ; idx < high; idx++) {
|
H A D | ui_hspcmds.c | 282 int low,high,idx; local 284 low = 0; high = 65535; 290 if ((x = cmd_getarg(cmd,2))) high = xtoi(x); 295 for (idx = low; idx <= high; idx++) { 318 int low,high,idx; local 320 low = 0; high = 65535; 326 if ((x = cmd_getarg(cmd,2))) high = xtoi(x); 331 for (idx = low; idx <= high; idx++) { 655 "hsp rxram <port> [low] [high]",
|
H A D | ui_ccncmds.c | 197 uint_t low, high, idx; 200 low = 0; high = 65535; 210 if ((x = cmd_getarg(cmd,1))) high = xtoi(x); 212 for (idx = low; idx <= high; idx++) { 250 uint_t low, high, idx; 253 low = 0; high = 65535; 263 if ((x = cmd_getarg(cmd,1))) high = xtoi(x); 265 for (idx = low; idx <= high; idx++) {
|
/broadcom-cfe-1.4.2/cfe/dev/ |
H A D | dev_bcm5700.c | 1858 uint32_t low, high; local 1865 high = (sc->hwaddr[0] << 8) | (sc->hwaddr[1]); 1869 WRITECSR(sc, R_MAC_ADDR1_HIGH, high); WRITECSR(sc, R_MAC_ADDR1_LOW, low); 1870 WRITECSR(sc, R_MAC_ADDR2_HIGH, high); WRITECSR(sc, R_MAC_ADDR2_LOW, low); 1871 WRITECSR(sc, R_MAC_ADDR3_HIGH, high); WRITECSR(sc, R_MAC_ADDR3_LOW, low); 1872 WRITECSR(sc, R_MAC_ADDR4_HIGH, high); WRITECSR(sc, R_MAC_ADDR4_LOW, low); 2387 uint32_t low, high; local 2395 high = (addr[0] << 8) | addr[1]; 2397 WRITECSR(sc, R_MAC_ADDR1_HIGH, high); WRITECSR(sc, R_MAC_ADDR1_LOW, low); 2398 WRITECSR(sc, R_MAC_ADDR2_HIGH, high); WRITECS [all...] |
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/bcm1480/src/ |
H A D | bcm1480_ircpoll.S | 123 /* Do the high vector first */ 124 high: label
|
H A D | sb1_cpuinit.S | 239 mtc0 zero,C0_TLBHI # TLB entry (high half)
|
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/bcmcore/src/ |
H A D | bcmcore_cpuinit.S | 171 mtc0 zero,C0_TLBHI # TLB entry (high half)
|
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/sb1250/src/ |
H A D | sb1_cpuinit.S | 238 mtc0 zero,C0_TLBHI # TLB entry (high half)
|
/broadcom-cfe-1.4.2/cfe/arch/mips/common/src/ |
H A D | init_mips.S | 692 * high bit set. 699 bge t0,zero,1f # and second entry if high bit set
|
Completed in 113 milliseconds