Searched refs:sim_core_read_unaligned_1 (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/common/
H A Dsim-core.h319 #define sim_core_read_unaligned_1 sim_core_read_aligned_1 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/common/
H A Dsim-core.h319 #define sim_core_read_unaligned_1 sim_core_read_aligned_1 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/common/
H A Dsim-core.h319 #define sim_core_read_unaligned_1 sim_core_read_aligned_1 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/mn10300/
H A Dmn10300_sim.h196 sim_core_read_unaligned_1 (STATE_CPU (simulator, 0), PC, read_map, (ADDR))
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/mn10300/
H A Dmn10300_sim.h196 sim_core_read_unaligned_1 (STATE_CPU (simulator, 0), PC, read_map, (ADDR))
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/mn10300/
H A Dmn10300_sim.h196 sim_core_read_unaligned_1 (STATE_CPU (simulator, 0), PC, read_map, (ADDR))
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/cris/
H A Dtraps.c2506 if (sim_core_read_unaligned_1 (current_cpu, pc, 0, path) == '/')
2515 = sim_core_read_unaligned_1 (current_cpu, pc, 0, path + i);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/cris/
H A Dtraps.c2506 if (sim_core_read_unaligned_1 (current_cpu, pc, 0, path) == '/')
2515 = sim_core_read_unaligned_1 (current_cpu, pc, 0, path + i);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/cris/
H A Dtraps.c2506 if (sim_core_read_unaligned_1 (current_cpu, pc, 0, path) == '/')
2515 = sim_core_read_unaligned_1 (current_cpu, pc, 0, path + i);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/sim/frv/
H A Dcache.c352 buffer[i] = sim_core_read_unaligned_1 (current_cpu, pc, read_map,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/sim/frv/
H A Dcache.c352 buffer[i] = sim_core_read_unaligned_1 (current_cpu, pc, read_map,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/frv/
H A Dcache.c352 buffer[i] = sim_core_read_unaligned_1 (current_cpu, pc, read_map,

Completed in 208 milliseconds