Searched refs:readl (Results 1 - 25 of 1586) sorted by relevance

1234567891011>>

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-netx/include/mach/
H A Dpfifo.h32 return readl(NETX_PFIFO_BASE(no));
38 return readl(NETX_PFIFO_FILL_LEVEL(no));
43 return readl(NETX_PFIFO_FULL) & (1<<no) ? 1 : 0;
48 return readl(NETX_PFIFO_EMPTY) & (1<<no) ? 1 : 0;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-netx/include/mach/
H A Dpfifo.h32 return readl(NETX_PFIFO_BASE(no));
38 return readl(NETX_PFIFO_FILL_LEVEL(no));
43 return readl(NETX_PFIFO_FULL) & (1<<no) ? 1 : 0;
48 return readl(NETX_PFIFO_EMPTY) & (1<<no) ? 1 : 0;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/video/mbx/
H A Dmbxdebugfs.c35 s += sprintf(s, "SYSCFG = %08x\n", readl(SYSCFG));
36 s += sprintf(s, "PFBASE = %08x\n", readl(PFBASE));
37 s += sprintf(s, "PFCEIL = %08x\n", readl(PFCEIL));
38 s += sprintf(s, "POLLFLAG = %08x\n", readl(POLLFLAG));
39 s += sprintf(s, "SYSRST = %08x\n", readl(SYSRST));
51 s += sprintf(s, "GSCTRL = %08x\n", readl(GSCTRL));
52 s += sprintf(s, "VSCTRL = %08x\n", readl(VSCTRL));
53 s += sprintf(s, "GBBASE = %08x\n", readl(GBBASE));
54 s += sprintf(s, "VBBASE = %08x\n", readl(VBBASE));
55 s += sprintf(s, "GDRCTRL = %08x\n", readl(GDRCTR
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/video/mbx/
H A Dmbxdebugfs.c35 s += sprintf(s, "SYSCFG = %08x\n", readl(SYSCFG));
36 s += sprintf(s, "PFBASE = %08x\n", readl(PFBASE));
37 s += sprintf(s, "PFCEIL = %08x\n", readl(PFCEIL));
38 s += sprintf(s, "POLLFLAG = %08x\n", readl(POLLFLAG));
39 s += sprintf(s, "SYSRST = %08x\n", readl(SYSRST));
51 s += sprintf(s, "GSCTRL = %08x\n", readl(GSCTRL));
52 s += sprintf(s, "VSCTRL = %08x\n", readl(VSCTRL));
53 s += sprintf(s, "GBBASE = %08x\n", readl(GBBASE));
54 s += sprintf(s, "VBBASE = %08x\n", readl(VBBASE));
55 s += sprintf(s, "GDRCTRL = %08x\n", readl(GDRCTR
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/net/stmmac/
H A Ddwmac100_core.c36 u32 value = readl(ioaddr + MAC_CONTROL);
52 readl(ioaddr + MAC_CONTROL));
54 readl(ioaddr + MAC_ADDR_HIGH));
56 readl(ioaddr + MAC_ADDR_LOW));
58 MAC_HASH_HIGH, readl(ioaddr + MAC_HASH_HIGH));
60 MAC_HASH_LOW, readl(ioaddr + MAC_HASH_LOW));
62 MAC_FLOW_CTRL, readl(ioaddr + MAC_FLOW_CTRL));
64 readl(ioaddr + MAC_VLAN1));
66 readl(ioaddr + MAC_VLAN2));
69 MMC_CONTROL, readl(ioadd
[all...]
H A Ddwmac100_dma.c37 u32 value = readl(ioaddr + DMA_BUS_MODE);
41 do {} while ((readl(ioaddr + DMA_BUS_MODE) & DMA_BUS_MODE_SFT_RESET));
64 u32 csr6 = readl(ioaddr + DMA_CONTROL);
84 readl(ioaddr + DMA_BUS_MODE + i * 4));
86 DMA_CUR_TX_BUF_ADDR, readl(ioaddr + DMA_CUR_TX_BUF_ADDR));
88 DMA_CUR_RX_BUF_ADDR, readl(ioaddr + DMA_CUR_RX_BUF_ADDR));
97 u32 csr8 = readl(ioaddr + DMA_MISSED_FRAME_CTR);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/net/stmmac/
H A Ddwmac100_core.c36 u32 value = readl(ioaddr + MAC_CONTROL);
52 readl(ioaddr + MAC_CONTROL));
54 readl(ioaddr + MAC_ADDR_HIGH));
56 readl(ioaddr + MAC_ADDR_LOW));
58 MAC_HASH_HIGH, readl(ioaddr + MAC_HASH_HIGH));
60 MAC_HASH_LOW, readl(ioaddr + MAC_HASH_LOW));
62 MAC_FLOW_CTRL, readl(ioaddr + MAC_FLOW_CTRL));
64 readl(ioaddr + MAC_VLAN1));
66 readl(ioaddr + MAC_VLAN2));
69 MMC_CONTROL, readl(ioadd
[all...]
H A Ddwmac100_dma.c37 u32 value = readl(ioaddr + DMA_BUS_MODE);
41 do {} while ((readl(ioaddr + DMA_BUS_MODE) & DMA_BUS_MODE_SFT_RESET));
64 u32 csr6 = readl(ioaddr + DMA_CONTROL);
84 readl(ioaddr + DMA_BUS_MODE + i * 4));
86 DMA_CUR_TX_BUF_ADDR, readl(ioaddr + DMA_CUR_TX_BUF_ADDR));
88 DMA_CUR_RX_BUF_ADDR, readl(ioaddr + DMA_CUR_RX_BUF_ADDR));
97 u32 csr8 = readl(ioaddr + DMA_MISSED_FRAME_CTR);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-msm/include/mach/
H A Duncompress.h26 while (!(readl(base + 0x08) & 0x04)) ;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-msm/include/mach/
H A Duncompress.h26 while (!(readl(base + 0x08) & 0x04)) ;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/mti-sead3/
H A Dsead3-pic32-bus.c42 return readl(bus_status) & 1;
60 (void) readl(bus_xfer);
79 status = readl(bus_xfer);
81 val = readl(bus_xfer);
105 status = readl(bus_xfer);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-orion/
H A Dgpio.c28 u = readl(GPIO_IO_CONF(pin));
40 u = readl(GPIO_OUT(pin));
52 u = readl(GPIO_BLINK_EN(pin));
99 if (readl(GPIO_IO_CONF(pin)) & (1 << (pin & 31)))
100 val = readl(GPIO_DATA_IN(pin)) ^ readl(GPIO_IN_POL(pin));
102 val = readl(GPIO_OUT(pin));
251 u32 u = readl(reg);
262 u32 u = readl(reg);
273 u = readl(GPIO_IO_CON
[all...]
H A Dtime.c60 unsigned long long v = cnt32_to_63(0xffffffff - readl(TIMER0_VAL));
100 return 0xffffffff - readl(TIMER0_VAL);
133 u = readl(BRIDGE_MASK);
145 u = readl(TIMER_CTRL);
171 u = readl(BRIDGE_MASK);
177 u = readl(TIMER_CTRL);
183 u = readl(TIMER_CTRL);
189 u = readl(BRIDGE_MASK);
244 u = readl(BRIDGE_MASK);
246 u = readl(TIMER_CTR
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/mti-sead3/
H A Dsead3-pic32-bus.c42 return readl(bus_status) & 1;
60 (void) readl(bus_xfer);
79 status = readl(bus_xfer);
81 val = readl(bus_xfer);
105 status = readl(bus_xfer);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-orion/
H A Dgpio.c28 u = readl(GPIO_IO_CONF(pin));
40 u = readl(GPIO_OUT(pin));
52 u = readl(GPIO_BLINK_EN(pin));
99 if (readl(GPIO_IO_CONF(pin)) & (1 << (pin & 31)))
100 val = readl(GPIO_DATA_IN(pin)) ^ readl(GPIO_IN_POL(pin));
102 val = readl(GPIO_OUT(pin));
251 u32 u = readl(reg);
262 u32 u = readl(reg);
273 u = readl(GPIO_IO_CON
[all...]
H A Dtime.c60 unsigned long long v = cnt32_to_63(0xffffffff - readl(TIMER0_VAL));
100 return 0xffffffff - readl(TIMER0_VAL);
133 u = readl(BRIDGE_MASK);
145 u = readl(TIMER_CTRL);
171 u = readl(BRIDGE_MASK);
177 u = readl(TIMER_CTRL);
183 u = readl(TIMER_CTRL);
189 u = readl(BRIDGE_MASK);
244 u = readl(BRIDGE_MASK);
246 u = readl(TIMER_CTR
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/misc/ibmasm/
H A Dlowlevel.h57 return SP_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER);
62 return UART_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER);
68 writel( readl(ctrl_reg) & ~mask, ctrl_reg);
74 writel( readl(ctrl_reg) | mask, ctrl_reg);
105 mfa = readl(base_address + OUTBOUND_QUEUE_PORT);
119 u32 mfa = readl(base_address + INBOUND_QUEUE_PORT);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/misc/ibmasm/
H A Dlowlevel.h57 return SP_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER);
62 return UART_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER);
68 writel( readl(ctrl_reg) & ~mask, ctrl_reg);
74 writel( readl(ctrl_reg) | mask, ctrl_reg);
105 mfa = readl(base_address + OUTBOUND_QUEUE_PORT);
119 u32 mfa = readl(base_address + INBOUND_QUEUE_PORT);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/scsi/qla4xxx/
H A Dql4_inline.h44 readl(&ha->reg->u1.isp4022.intr_mask);
47 readl(&ha->reg->ctrl_status);
58 readl(&ha->reg->u1.isp4022.intr_mask);
61 readl(&ha->reg->ctrl_status);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/scsi/qla4xxx/
H A Dql4_inline.h44 readl(&ha->reg->u1.isp4022.intr_mask);
47 readl(&ha->reg->ctrl_status);
58 readl(&ha->reg->u1.isp4022.intr_mask);
61 readl(&ha->reg->ctrl_status);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-tegra/include/mach/
H A Dsystem.h34 u32 reg = readl(reset);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-spear/include/plat/
H A Duncompress.h27 while (readl(base + UART01x_FR) & UART01x_FR_TXFF)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-spear/include/plat/
H A Duncompress.h27 while (readl(base + UART01x_FR) & UART01x_FR_TXFF)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-tegra/include/mach/
H A Dsystem.h34 u32 reg = readl(reset);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/sound/soc/kirkwood/
H A Dkirkwood-i2s.c64 value = readl(priv->io+KIRKWOOD_I2S_PLAYCTL);
69 value = readl(priv->io+KIRKWOOD_I2S_RECCTL);
99 value = readl(io + KIRKWOOD_DCO_SPCR_STATUS);
122 i2s_value = readl(priv->io+i2s_reg);
125 value = readl(priv->io+reg);
180 value = readl(priv->io + KIRKWOOD_PLAYCTL);
185 value = readl(priv->io + KIRKWOOD_PLAYCTL);
189 value = readl(priv->io + KIRKWOOD_INT_MASK);
194 value = readl(priv->io + KIRKWOOD_PLAYCTL);
209 value = readl(pri
[all...]

Completed in 131 milliseconds

1234567891011>>