Searched refs:check_overflow (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/video/intelfb/
H A Dintelfbhw.c1016 static __inline__ int check_overflow(u32 value, u32 limit, function
1110 if (check_overflow(p1, DPLL_P1_MASK, "PLL P1 parameter"))
1112 if (check_overflow(p2, DPLL_P2_MASK, "PLL P2 parameter"))
1114 if (check_overflow(m1, FP_DIVISOR_MASK, "PLL M1 parameter"))
1116 if (check_overflow(m2, FP_DIVISOR_MASK, "PLL M2 parameter"))
1118 if (check_overflow(n, FP_DIVISOR_MASK, "PLL N parameter"))
1188 if (check_overflow(hactive, HACTIVE_MASK, "CRTC hactive"))
1191 if (check_overflow(hsync_start, HSYNCSTART_MASK, "CRTC hsync_start"))
1194 if (check_overflow(hsync_end, HSYNCEND_MASK, "CRTC hsync_end"))
1197 if (check_overflow(htota
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/video/intelfb/
H A Dintelfbhw.c1016 static __inline__ int check_overflow(u32 value, u32 limit, function
1110 if (check_overflow(p1, DPLL_P1_MASK, "PLL P1 parameter"))
1112 if (check_overflow(p2, DPLL_P2_MASK, "PLL P2 parameter"))
1114 if (check_overflow(m1, FP_DIVISOR_MASK, "PLL M1 parameter"))
1116 if (check_overflow(m2, FP_DIVISOR_MASK, "PLL M2 parameter"))
1118 if (check_overflow(n, FP_DIVISOR_MASK, "PLL N parameter"))
1188 if (check_overflow(hactive, HACTIVE_MASK, "CRTC hactive"))
1191 if (check_overflow(hsync_start, HSYNCSTART_MASK, "CRTC hsync_start"))
1194 if (check_overflow(hsync_end, HSYNCEND_MASK, "CRTC hsync_end"))
1197 if (check_overflow(htota
[all...]

Completed in 114 milliseconds