Searched refs:bXCTxAGC (Results 1 - 12 of 12) sorted by relevance
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/staging/rtl8192e/ |
| H A D | r819xE_phyreg.h | 302 #define bXCTxAGC 0xf000 macro
|
| H A D | r819xE_phy.c | 2294 (bXBTxAGC|bXCTxAGC|bXDTxAGC), dwRegValue);
2435 (bXBTxAGC|bXCTxAGC|bXDTxAGC), u4RegValue);
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/staging/rtl8192su/ |
| H A D | r8192S_phyreg.h | 441 #define bXCTxAGC 0xf000 macro
|
| H A D | r8192S_phy.c | 1798 rtl8192_setBBreg(dev, rFPGA0_TxGainStage, (bXBTxAGC|bXCTxAGC|bXDTxAGC), u4RegValue);
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/staging/rtl8192u/ |
| H A D | r819xU_phyreg.h | 279 #define bXCTxAGC 0xf000 macro
|
| H A D | r819xU_phy.c | 813 rtl8192_setBBreg(dev, rFPGA0_TxGainStage, (bXBTxAGC|bXCTxAGC), dwRegValue);
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/staging/rtl8192e/ |
| H A D | r819xE_phyreg.h | 302 #define bXCTxAGC 0xf000 macro
|
| H A D | r819xE_phy.c | 2294 (bXBTxAGC|bXCTxAGC|bXDTxAGC), dwRegValue);
2435 (bXBTxAGC|bXCTxAGC|bXDTxAGC), u4RegValue);
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/staging/rtl8192su/ |
| H A D | r8192S_phyreg.h | 441 #define bXCTxAGC 0xf000 macro
|
| H A D | r8192S_phy.c | 1798 rtl8192_setBBreg(dev, rFPGA0_TxGainStage, (bXBTxAGC|bXCTxAGC|bXDTxAGC), u4RegValue);
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/staging/rtl8192u/ |
| H A D | r819xU_phyreg.h | 279 #define bXCTxAGC 0xf000 macro
|
| H A D | r819xU_phy.c | 813 rtl8192_setBBreg(dev, rFPGA0_TxGainStage, (bXBTxAGC|bXCTxAGC), dwRegValue);
|
Completed in 235 milliseconds