/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-msm/ |
H A D | timer.c | 35 #define TIMER_ENABLE 0x0008 macro 101 writel(TIMER_ENABLE_EN, clock->regbase + TIMER_ENABLE); 105 writel(0, clock->regbase + TIMER_ENABLE); 177 writel(0, clock->regbase + TIMER_ENABLE);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-msm/ |
H A D | timer.c | 35 #define TIMER_ENABLE 0x0008 macro 101 writel(TIMER_ENABLE_EN, clock->regbase + TIMER_ENABLE); 105 writel(0, clock->regbase + TIMER_ENABLE); 177 writel(0, clock->regbase + TIMER_ENABLE);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/include/asm/ |
H A D | gptimers.h | 22 # define TIMER0_GROUP_REG TIMER_ENABLE 52 # define TIMER0_GROUP_REG TIMER_ENABLE
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/include/asm/ |
H A D | gptimers.h | 22 # define TIMER0_GROUP_REG TIMER_ENABLE 52 # define TIMER0_GROUP_REG TIMER_ENABLE
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/watchdog/ |
H A D | ixp2000_wdt.c | 48 ixp2000_reg_write(IXP2000_T4_CTL, TIMER_DIVIDER_256 | TIMER_ENABLE);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/watchdog/ |
H A D | ixp2000_wdt.c | 48 ixp2000_reg_write(IXP2000_T4_CTL, TIMER_DIVIDER_256 | TIMER_ENABLE);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-ixp2000/include/mach/ |
H A D | ixp2000-regs.h | 139 #define TIMER_ENABLE 0x00000080 macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-ixp2000/include/mach/ |
H A D | ixp2000-regs.h | 139 #define TIMER_ENABLE 0x00000080 macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf533/include/mach/ |
H A D | cdefBF532.h | 527 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 528 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE,val)
|
H A D | defBF532.h | 97 #define TIMER_ENABLE 0xFFC00640 /* Timer Enable Register */ macro 569 /* TIMER_ENABLE Register */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf533/include/mach/ |
H A D | cdefBF532.h | 527 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 528 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE,val)
|
H A D | defBF532.h | 97 #define TIMER_ENABLE 0xFFC00640 /* Timer Enable Register */ macro 569 /* TIMER_ENABLE Register */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/kernel/ |
H A D | bfin_gpio.c | 37 AWA_inen = TIMER_ENABLE,
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/kernel/ |
H A D | bfin_gpio.c | 37 AWA_inen = TIMER_ENABLE,
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf518/include/mach/ |
H A D | cdefBF51x_base.h | 207 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 208 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE, val)
|
H A D | defBF51x_base.h | 137 #define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ macro 754 /* TIMER_ENABLE Masks */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf527/include/mach/ |
H A D | cdefBF52x_base.h | 224 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 225 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE, val)
|
H A D | defBF52x_base.h | 132 #define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ macro 755 /* TIMER_ENABLE Masks */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf518/include/mach/ |
H A D | cdefBF51x_base.h | 207 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 208 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE, val)
|
H A D | defBF51x_base.h | 137 #define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ macro 754 /* TIMER_ENABLE Masks */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/ |
H A D | cdefBF52x_base.h | 224 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 225 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE, val)
|
H A D | defBF52x_base.h | 132 #define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ macro 755 /* TIMER_ENABLE Masks */
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf537/include/mach/ |
H A D | defBF534.h | 115 #define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ macro 1119 /* TIMER_ENABLE Masks */
|
H A D | cdefBF534.h | 190 #define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE) 191 #define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE,val)
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf537/include/mach/ |
H A D | defBF534.h | 115 #define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ macro 1119 /* TIMER_ENABLE Masks */
|