Searched refs:RESET_TO_ENABLE (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-spear/include/plat/
H A Dclock.h23 #define RESET_TO_ENABLE (1 << 1) /* reset register bit to enable clk */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-spear/include/plat/
H A Dclock.h23 #define RESET_TO_ENABLE (1 << 1) /* reset register bit to enable clk */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-spear/
H A Dclock.c36 if (unlikely(clk->flags & RESET_TO_ENABLE))
54 if (unlikely(clk->flags & RESET_TO_ENABLE))
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-spear/
H A Dclock.c36 if (unlikely(clk->flags & RESET_TO_ENABLE))
54 if (unlikely(clk->flags & RESET_TO_ENABLE))

Completed in 164 milliseconds