/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/media/video/ |
H A D | saa7146reg.h | 134 #define MASK_10 0x00000400 macro 162 #define SAA7146_MC1_EVP MASK_10 179 #define SAA7146_MC2_UPLD_D1_B MASK_10 211 #define SAA7146_PSR_V_PE MASK_10 244 #define SAA7146_SSR_AF2_IN MASK_10
|
H A D | hexium_orion.c | 226 saa7146_write(dev, MC1, (MASK_08 | MASK_24 | MASK_10 | MASK_26)); 230 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26));
|
H A D | hexium_gemini.c | 364 saa7146_write(dev, MC1, (MASK_08 | MASK_24 | MASK_10 | MASK_26)); 382 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26));
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/media/video/ |
H A D | saa7146reg.h | 134 #define MASK_10 0x00000400 macro 162 #define SAA7146_MC1_EVP MASK_10 179 #define SAA7146_MC2_UPLD_D1_B MASK_10 211 #define SAA7146_PSR_V_PE MASK_10 244 #define SAA7146_SSR_AF2_IN MASK_10
|
H A D | hexium_orion.c | 226 saa7146_write(dev, MC1, (MASK_08 | MASK_24 | MASK_10 | MASK_26)); 230 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26));
|
H A D | hexium_gemini.c | 364 saa7146_write(dev, MC1, (MASK_08 | MASK_24 | MASK_10 | MASK_26)); 382 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26));
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/media/dvb/ttpci/ |
H A D | budget-core.c | 69 SAA7146_IER_DISABLE(budget->dev, MASK_10); 108 saa7146_write(dev, MC2, (MASK_10 | MASK_26)); 116 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 120 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 127 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 131 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 156 SAA7146_ISR_CLEAR(budget->dev, MASK_10); /* VPE */ 157 SAA7146_IER_ENABLE(budget->dev, MASK_10); /* VPE */ 482 saa7146_write(dev, MC2, (MASK_10 | MASK_26)); 484 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_2 [all...] |
H A D | budget-patch.c | 418 0 * (MASK_10 | MASK_26) | // b 659 .irq_mask = MASK_10,
|
H A D | av7110.c | 1200 SAA7146_IER_DISABLE(budget->dev, MASK_10); 1201 SAA7146_ISR_CLEAR(budget->dev, MASK_10); 1213 SAA7146_ISR_CLEAR(budget->dev, MASK_10); /* VPE */ 1214 SAA7146_IER_ENABLE(budget->dev, MASK_10); /* VPE */ 2376 1 * (MASK_10 | MASK_26) | // b 2490 saa7146_write(dev, MC2, (MASK_10 | MASK_26)); 2493 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 2522 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 2597 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 2744 SAA7146_IER_DISABLE(saa, MASK_10); [all...] |
H A D | budget-av.c | 1372 if (*isr & MASK_10) 1470 saa7146_write(dev, MC2, MASK_09 | MASK_25 | MASK_10 | MASK_26); 1610 .irq_mask = MASK_10,
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/media/dvb/ttpci/ |
H A D | budget-core.c | 69 SAA7146_IER_DISABLE(budget->dev, MASK_10); 108 saa7146_write(dev, MC2, (MASK_10 | MASK_26)); 116 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 120 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 127 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 131 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 156 SAA7146_ISR_CLEAR(budget->dev, MASK_10); /* VPE */ 157 SAA7146_IER_ENABLE(budget->dev, MASK_10); /* VPE */ 482 saa7146_write(dev, MC2, (MASK_10 | MASK_26)); 484 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_2 [all...] |
H A D | budget-patch.c | 418 0 * (MASK_10 | MASK_26) | // b 659 .irq_mask = MASK_10,
|
H A D | av7110.c | 1200 SAA7146_IER_DISABLE(budget->dev, MASK_10); 1201 SAA7146_ISR_CLEAR(budget->dev, MASK_10); 1213 SAA7146_ISR_CLEAR(budget->dev, MASK_10); /* VPE */ 1214 SAA7146_IER_ENABLE(budget->dev, MASK_10); /* VPE */ 2376 1 * (MASK_10 | MASK_26) | // b 2490 saa7146_write(dev, MC2, (MASK_10 | MASK_26)); 2493 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 2522 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 2597 saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26)); 2744 SAA7146_IER_DISABLE(saa, MASK_10); [all...] |
H A D | budget-av.c | 1372 if (*isr & MASK_10) 1470 saa7146_write(dev, MC2, MASK_09 | MASK_25 | MASK_10 | MASK_26); 1610 .irq_mask = MASK_10,
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/include/media/ |
H A D | saa7146.h | 241 #define MASK_10 0x00000400 /* Mask value for bit 10 */ macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/media/common/ |
H A D | saa7146_vbi.c | 46 WRITE_RPS1(CMD_PAUSE | MASK_10);
|
H A D | saa7146_fops.c | 448 saa7146_write(dev, MC1, (MASK_10 | MASK_26));
|
H A D | saa7146_hlp.c | 950 WRITE_RPS0(CMD_PAUSE | (vv->current_hps_sync == SAA7146_HPS_SYNC_PORT_A ? MASK_10 : MASK_09)); 953 WRITE_RPS0(CMD_PAUSE | (vv->current_hps_sync == SAA7146_HPS_SYNC_PORT_A ? MASK_10 : MASK_09));
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/media/common/ |
H A D | saa7146_vbi.c | 46 WRITE_RPS1(CMD_PAUSE | MASK_10);
|
H A D | saa7146_fops.c | 448 saa7146_write(dev, MC1, (MASK_10 | MASK_26));
|
H A D | saa7146_hlp.c | 950 WRITE_RPS0(CMD_PAUSE | (vv->current_hps_sync == SAA7146_HPS_SYNC_PORT_A ? MASK_10 : MASK_09)); 953 WRITE_RPS0(CMD_PAUSE | (vv->current_hps_sync == SAA7146_HPS_SYNC_PORT_A ? MASK_10 : MASK_09));
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/include/media/ |
H A D | saa7146.h | 241 #define MASK_10 0x00000400 /* Mask value for bit 10 */ macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/ |
H A D | hppa-dis.c | 56 #define MASK_10 0x3ff macro 261 return (word >> 16 & MASK_10);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/ |
H A D | hppa-dis.c | 56 #define MASK_10 0x3ff macro 261 return (word >> 16 & MASK_10);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/ |
H A D | hppa-dis.c | 56 #define MASK_10 0x3ff macro 261 return (word >> 16 & MASK_10);
|