Searched refs:DMA12_Y_MODIFY (Results 1 - 8 of 8) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf538/include/mach/
H A DcdefBF538.h822 #define bfin_read_DMA12_Y_MODIFY() bfin_read16(DMA12_Y_MODIFY)
823 #define bfin_write_DMA12_Y_MODIFY(val) bfin_write16(DMA12_Y_MODIFY, val)
H A DdefBF539.h570 #define DMA12_Y_MODIFY 0xFFC01D1C /* DMA Channel 12 Y Modify Register */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/
H A DcdefBF538.h822 #define bfin_read_DMA12_Y_MODIFY() bfin_read16(DMA12_Y_MODIFY)
823 #define bfin_write_DMA12_Y_MODIFY(val) bfin_write16(DMA12_Y_MODIFY, val)
H A DdefBF539.h570 #define DMA12_Y_MODIFY 0xFFC01D1C /* DMA Channel 12 Y Modify Register */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h702 #define DMA12_Y_MODIFY 0xffc01c1c /* DMA Channel 12 Y Modify Register */ macro
H A DcdefBF54x_base.h1177 #define bfin_read_DMA12_Y_MODIFY() bfin_read16(DMA12_Y_MODIFY)
1178 #define bfin_write_DMA12_Y_MODIFY(val) bfin_write16(DMA12_Y_MODIFY, val)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h702 #define DMA12_Y_MODIFY 0xffc01c1c /* DMA Channel 12 Y Modify Register */ macro
H A DcdefBF54x_base.h1177 #define bfin_read_DMA12_Y_MODIFY() bfin_read16(DMA12_Y_MODIFY)
1178 #define bfin_write_DMA12_Y_MODIFY(val) bfin_write16(DMA12_Y_MODIFY, val)

Completed in 216 milliseconds