Searched refs:DEFCHAN (Results 1 - 4 of 4) sorted by relevance
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/cfe/cfe/arch/mips/board/ptswarm/src/ |
| H A D | ptswarm_init.S | 277 #define DEFCHAN (CFG_DRAM_SMBUS_CHANNEL) define
322 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+0)
323 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+1)
333 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+2)
334 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+3)
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/cfe/cfe/arch/mips/board/pt1120/src/ |
| H A D | pt1120_init.S | 336 #define DEFCHAN (CFG_DRAM_SMBUS_CHANNEL) define
379 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+2)
380 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+3)
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/cfe/cfe/arch/mips/board/pt1125/src/ |
| H A D | pt1125_init.S | 334 #define DEFCHAN (CFG_DRAM_SMBUS_CHANNEL) define
377 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+2)
378 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+3)
|
| /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/cfe/cfe/arch/mips/cpu/sb1250/src/ |
| H A D | sb1250_draminit.c | 1267 #define DEFCHAN (CFG_DRAM_SMBUS_CHANNEL) macro
1285 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+0),
1286 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+1),
1294 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+2),
1295 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+3),
1319 DRAM_CS_SPD(MC_CS0, 0, DEFCHAN, DEVADDR+0),
1320 DRAM_CS_SPD(MC_CS2, 0, DEFCHAN, DEVADDR+1),
|
Completed in 60 milliseconds