Searched refs:DC_HPD1_INT_CONTROL (Results 1 - 8 of 8) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/gpu/drm/radeon/
H A Devergreen.c155 tmp = RREG32(DC_HPD1_INT_CONTROL);
160 WREG32(DC_HPD1_INT_CONTROL, tmp);
1526 tmp = RREG32(DC_HPD1_INT_CONTROL) & DC_HPDx_INT_POLARITY;
1527 WREG32(DC_HPD1_INT_CONTROL, tmp);
1560 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN;
1634 WREG32(DC_HPD1_INT_CONTROL, hpd1);
1692 tmp = RREG32(DC_HPD1_INT_CONTROL);
1694 WREG32(DC_HPD1_INT_CONTROL, tmp);
H A Dr600.c659 tmp = RREG32(DC_HPD1_INT_CONTROL);
664 WREG32(DC_HPD1_INT_CONTROL, tmp);
2916 tmp = RREG32(DC_HPD1_INT_CONTROL) & DC_HPDx_INT_POLARITY;
2917 WREG32(DC_HPD1_INT_CONTROL, tmp);
3050 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN;
3120 WREG32(DC_HPD1_INT_CONTROL, hpd1);
3165 tmp = RREG32(DC_HPD1_INT_CONTROL);
3167 WREG32(DC_HPD1_INT_CONTROL, tmp);
H A Devergreend.h541 #define DC_HPD1_INT_CONTROL 0x6020 macro
H A Dr600d.h698 #define DC_HPD1_INT_CONTROL 0x7d04 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/gpu/drm/radeon/
H A Devergreen.c155 tmp = RREG32(DC_HPD1_INT_CONTROL);
160 WREG32(DC_HPD1_INT_CONTROL, tmp);
1526 tmp = RREG32(DC_HPD1_INT_CONTROL) & DC_HPDx_INT_POLARITY;
1527 WREG32(DC_HPD1_INT_CONTROL, tmp);
1560 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN;
1634 WREG32(DC_HPD1_INT_CONTROL, hpd1);
1692 tmp = RREG32(DC_HPD1_INT_CONTROL);
1694 WREG32(DC_HPD1_INT_CONTROL, tmp);
H A Dr600.c659 tmp = RREG32(DC_HPD1_INT_CONTROL);
664 WREG32(DC_HPD1_INT_CONTROL, tmp);
2916 tmp = RREG32(DC_HPD1_INT_CONTROL) & DC_HPDx_INT_POLARITY;
2917 WREG32(DC_HPD1_INT_CONTROL, tmp);
3050 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN;
3120 WREG32(DC_HPD1_INT_CONTROL, hpd1);
3165 tmp = RREG32(DC_HPD1_INT_CONTROL);
3167 WREG32(DC_HPD1_INT_CONTROL, tmp);
H A Devergreend.h541 #define DC_HPD1_INT_CONTROL 0x6020 macro
H A Dr600d.h698 #define DC_HPD1_INT_CONTROL 0x7d04 macro

Completed in 163 milliseconds