Searched refs:DCRO_PEGPL_OMR1BAL (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/powerpc/sysdev/
H A Dppc4xx_pci.h136 #define DCRO_PEGPL_OMR1BAL 0x07 macro
H A Dppc4xx_pci.c1551 dcr_write(port->dcrs, DCRO_PEGPL_OMR1BAL, lal);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/powerpc/sysdev/
H A Dppc4xx_pci.h136 #define DCRO_PEGPL_OMR1BAL 0x07 macro
H A Dppc4xx_pci.c1551 dcr_write(port->dcrs, DCRO_PEGPL_OMR1BAL, lal);

Completed in 168 milliseconds