Searched refs:CSEL_DIV1 (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/include/asm/
H A Ddpmc.h32 #define CSEL_DIV1 0x0000 /* CCLK = VCO / 1 */ macro
37 #define CCLK_DIV1 CSEL_DIV1
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/include/asm/
H A Ddpmc.h32 #define CSEL_DIV1 0x0000 /* CCLK = VCO / 1 */ macro
37 #define CCLK_DIV1 CSEL_DIV1

Completed in 118 milliseconds