Searched refs:BOOT_DEF (Results 1 - 10 of 10) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-pxa/include/mach/
H A Dpxa2xx-regs.h50 #define BOOT_DEF __REG(0x48000044) /* Read-Only Boot-Time Register. Contains BOOT_SEL and PKG_SEL */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-pxa/include/mach/
H A Dpxa2xx-regs.h50 #define BOOT_DEF __REG(0x48000044) /* Read-Only Boot-Time Register. Contains BOOT_SEL and PKG_SEL */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-pxa/
H A Dlpd270.c466 lpd270_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;
H A Dtrizeps4.c545 if ((MSC0 & 0x8) && (BOOT_DEF & 0x1)) {
H A Dlubbock.c528 (BOOT_DEF & 1) ? 2 : 4;
H A Dmainstone.c568 mst_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-pxa/
H A Dlpd270.c466 lpd270_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;
H A Dtrizeps4.c545 if ((MSC0 & 0x8) && (BOOT_DEF & 0x1)) {
H A Dlubbock.c528 (BOOT_DEF & 1) ? 2 : 4;
H A Dmainstone.c568 mst_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;

Completed in 197 milliseconds