Searched refs:AT91_AIC (Results 1 - 22 of 22) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-at91/include/mach/
H A Dat91_aic.h19 #define AT91_AIC_SMR(n) (AT91_AIC + ((n) * 4)) /* Source Mode Registers 0-31 */
27 #define AT91_AIC_SVR(n) (AT91_AIC + 0x80 + ((n) * 4)) /* Source Vector Registers 0-31 */
28 #define AT91_AIC_IVR (AT91_AIC + 0x100) /* Interrupt Vector Register */
29 #define AT91_AIC_FVR (AT91_AIC + 0x104) /* Fast Interrupt Vector Register */
30 #define AT91_AIC_ISR (AT91_AIC + 0x108) /* Interrupt Status Register */
33 #define AT91_AIC_IPR (AT91_AIC + 0x10c) /* Interrupt Pending Register */
34 #define AT91_AIC_IMR (AT91_AIC + 0x110) /* Interrupt Mask Register */
35 #define AT91_AIC_CISR (AT91_AIC + 0x114) /* Core Interrupt Status Register */
39 #define AT91_AIC_IECR (AT91_AIC + 0x120) /* Interrupt Enable Command Register */
40 #define AT91_AIC_IDCR (AT91_AIC
[all...]
H A Dentry-macro.S20 ldr \base, =(AT91_VA_BASE_SYS + AT91_AIC) @ base virtual address of AIC peripheral
27 ldr \irqnr, [\base, #(AT91_AIC_IVR - AT91_AIC)] @ read IRQ vector register: de-asserts nIRQ to processor (and clears interrupt)
28 ldr \irqstat, [\base, #(AT91_AIC_ISR - AT91_AIC)] @ read interrupt source number
30 streq \tmp, [\base, #(AT91_AIC_EOICR - AT91_AIC)] @ not going to be handled further, then ACK it now.
H A Dat91x40.h45 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) /* Advanced Interrupt Controller */ macro
H A Dat91rm9200.h85 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) /* Advanced Interrupt Controller */ macro
H A Dat91sam9261.h74 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat572d940hf.h95 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91cap9.h93 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9rl.h81 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9260.h91 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9263.h89 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9g45.h99 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-at91/include/mach/
H A Dat91_aic.h19 #define AT91_AIC_SMR(n) (AT91_AIC + ((n) * 4)) /* Source Mode Registers 0-31 */
27 #define AT91_AIC_SVR(n) (AT91_AIC + 0x80 + ((n) * 4)) /* Source Vector Registers 0-31 */
28 #define AT91_AIC_IVR (AT91_AIC + 0x100) /* Interrupt Vector Register */
29 #define AT91_AIC_FVR (AT91_AIC + 0x104) /* Fast Interrupt Vector Register */
30 #define AT91_AIC_ISR (AT91_AIC + 0x108) /* Interrupt Status Register */
33 #define AT91_AIC_IPR (AT91_AIC + 0x10c) /* Interrupt Pending Register */
34 #define AT91_AIC_IMR (AT91_AIC + 0x110) /* Interrupt Mask Register */
35 #define AT91_AIC_CISR (AT91_AIC + 0x114) /* Core Interrupt Status Register */
39 #define AT91_AIC_IECR (AT91_AIC + 0x120) /* Interrupt Enable Command Register */
40 #define AT91_AIC_IDCR (AT91_AIC
[all...]
H A Dentry-macro.S20 ldr \base, =(AT91_VA_BASE_SYS + AT91_AIC) @ base virtual address of AIC peripheral
27 ldr \irqnr, [\base, #(AT91_AIC_IVR - AT91_AIC)] @ read IRQ vector register: de-asserts nIRQ to processor (and clears interrupt)
28 ldr \irqstat, [\base, #(AT91_AIC_ISR - AT91_AIC)] @ read interrupt source number
30 streq \tmp, [\base, #(AT91_AIC_EOICR - AT91_AIC)] @ not going to be handled further, then ACK it now.
H A Dat91x40.h45 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) /* Advanced Interrupt Controller */ macro
H A Dat91rm9200.h85 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) /* Advanced Interrupt Controller */ macro
H A Dat91sam9261.h74 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat572d940hf.h95 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91cap9.h93 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9rl.h81 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9260.h91 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9263.h89 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro
H A Dat91sam9g45.h99 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) macro

Completed in 206 milliseconds