Searched refs:ARCH_SLAB_MINALIGN (Results 1 - 25 of 26) sorted by relevance

12

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/include/asm/
H A Dcache.h23 #define ARCH_SLAB_MINALIGN 8 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/include/asm/
H A Dcache.h23 #define ARCH_SLAB_MINALIGN 8 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/include/linux/
H A Dslob_def.h10 #ifndef ARCH_SLAB_MINALIGN
11 #define ARCH_SLAB_MINALIGN __alignof__(unsigned long) macro
H A Dslab_def.h35 #ifndef ARCH_SLAB_MINALIGN
43 #define ARCH_SLAB_MINALIGN 0 macro
H A Dslub_def.h123 #ifndef ARCH_SLAB_MINALIGN
124 #define ARCH_SLAB_MINALIGN __alignof__(unsigned long long) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/include/linux/
H A Dslob_def.h10 #ifndef ARCH_SLAB_MINALIGN
11 #define ARCH_SLAB_MINALIGN __alignof__(unsigned long) macro
H A Dslab_def.h35 #ifndef ARCH_SLAB_MINALIGN
43 #define ARCH_SLAB_MINALIGN 0 macro
H A Dslub_def.h123 #ifndef ARCH_SLAB_MINALIGN
124 #define ARCH_SLAB_MINALIGN __alignof__(unsigned long long) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/frv/include/asm/
H A Dmem-layout.h39 #define ARCH_SLAB_MINALIGN L1_CACHE_BYTES macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/frv/include/asm/
H A Dmem-layout.h39 #define ARCH_SLAB_MINALIGN L1_CACHE_BYTES macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sparc/include/asm/
H A Dcache.h10 #define ARCH_SLAB_MINALIGN __alignof__(unsigned long long) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sparc/include/asm/
H A Dcache.h10 #define ARCH_SLAB_MINALIGN __alignof__(unsigned long long) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/xtensa/include/asm/
H A Dprocessor.h28 #define ARCH_SLAB_MINALIGN XCHAL_DATA_WIDTH macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/xtensa/include/asm/
H A Dprocessor.h28 #define ARCH_SLAB_MINALIGN XCHAL_DATA_WIDTH macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/mm/
H A Dslob.c482 int align = max(ARCH_KMALLOC_MINALIGN, ARCH_SLAB_MINALIGN);
531 int align = max(ARCH_KMALLOC_MINALIGN, ARCH_SLAB_MINALIGN);
550 int align = max(ARCH_KMALLOC_MINALIGN, ARCH_SLAB_MINALIGN);
584 if (c->align < ARCH_SLAB_MINALIGN)
585 c->align = ARCH_SLAB_MINALIGN;
H A Dslab.c2277 if (ralign < ARCH_SLAB_MINALIGN) {
2278 ralign = ARCH_SLAB_MINALIGN;
3147 #if ARCH_SLAB_MINALIGN
3148 if ((u32)objp & (ARCH_SLAB_MINALIGN-1)) {
3149 printk(KERN_ERR "0x%p: not aligned to ARCH_SLAB_MINALIGN=%d\n",
3150 objp, ARCH_SLAB_MINALIGN);
H A Dslub.c2050 if (align < ARCH_SLAB_MINALIGN)
2051 align = ARCH_SLAB_MINALIGN;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/mm/
H A Dslob.c482 int align = max(ARCH_KMALLOC_MINALIGN, ARCH_SLAB_MINALIGN);
531 int align = max(ARCH_KMALLOC_MINALIGN, ARCH_SLAB_MINALIGN);
550 int align = max(ARCH_KMALLOC_MINALIGN, ARCH_SLAB_MINALIGN);
584 if (c->align < ARCH_SLAB_MINALIGN)
585 c->align = ARCH_SLAB_MINALIGN;
H A Dslab.c2277 if (ralign < ARCH_SLAB_MINALIGN) {
2278 ralign = ARCH_SLAB_MINALIGN;
3147 #if ARCH_SLAB_MINALIGN
3148 if ((u32)objp & (ARCH_SLAB_MINALIGN-1)) {
3149 printk(KERN_ERR "0x%p: not aligned to ARCH_SLAB_MINALIGN=%d\n",
3150 objp, ARCH_SLAB_MINALIGN);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/include/asm/
H A Dpage.h193 #define ARCH_SLAB_MINALIGN 8 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/include/asm/
H A Dpage.h193 #define ARCH_SLAB_MINALIGN 8 macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/microblaze/include/asm/
H A Dpage.h45 #define ARCH_SLAB_MINALIGN L1_CACHE_BYTES macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/microblaze/include/asm/
H A Dpage.h45 #define ARCH_SLAB_MINALIGN L1_CACHE_BYTES macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/fs/
H A Dbinfmt_flat.c68 #define FLAT_STACK_ALIGN max_t(unsigned long, sizeof(void *), ARCH_SLAB_MINALIGN)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/fs/
H A Dbinfmt_flat.c68 #define FLAT_STACK_ALIGN max_t(unsigned long, sizeof(void *), ARCH_SLAB_MINALIGN)

Completed in 294 milliseconds

12