Searched refs:NILE4_PCICTRL (Results 1 - 7 of 7) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/ddb5074/
H A Dsetup.c50 t = nile4_in32(NILE4_PCICTRL + 4);
52 nile4_out32(NILE4_PCICTRL + 4, t);
/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/ddb5xxx/ddb5074/
H A Dsetup.c54 t = nile4_in32(NILE4_PCICTRL + 4);
56 nile4_out32(NILE4_PCICTRL + 4, t);
/asus-wl-520gu-7.0.1.45/src/linux/linux/arch/mips/lasat/
H A Dpci.c142 err = (vrc_pciregs[HI(NILE4_PCICTRL)] >> 5) & 0x7;
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm-mips/
H A Dnile4.h65 #define NILE4_PCICTRL 0x00E0 /* PCI Control [R/W] */ macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm-mips/
H A Dnile4.h65 #define NILE4_PCICTRL 0x00E0 /* PCI Control [R/W] */ macro
/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/asm/
H A Dnile4.h65 #define NILE4_PCICTRL 0x00E0 /* PCI Control [R/W] */ macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/asm/
H A Dnile4.h65 #define NILE4_PCICTRL 0x00E0 /* PCI Control [R/W] */ macro

Completed in 57 milliseconds