Searched refs:CyCCR (Results 1 - 6 of 6) sorted by relevance

/asus-wl-520gu-7.0.1.45/src/router/iproute2/reference/linux/
H A Dserial167.h91 #define CyCCR (0x13) macro
H A Dcyclades.h745 #define CyCCR (0x05*2) macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/include/linux/
H A Dserial167.h91 #define CyCCR (0x13) macro
H A Dcyclades.h742 #define CyCCR (0x05*2) macro
/asus-wl-520gu-7.0.1.45/src/linux/linux/drivers/char/
H A Dserial167.c293 if (base_addr[CyCCR] == 0){
306 base_addr[CyCCR] = cmd;
2229 if(base_addr[CyCCR] != 0x00){
2235 base_addr[CyCCR] = CyCHIP_RESET; /* Reset the chip */
2588 printk(" CyCCR %x\n", base_addr[CyCCR]);
2643 while (base_addr[CyCCR])
2645 base_addr[CyCCR] = CyENB_XMTR;
2734 while (base_addr[CyCCR])
2736 base_addr[CyCCR]
[all...]
H A Dcyclades.c444 if (cy_readb(base_addr+(CyCCR<<index)) == 0){
454 cy_writeb((u_long)base_addr+(CyCCR<<index), cmd);
4152 if(cy_readb(base_addr+(CyCCR<<index)) != 0x00){
4176 cy_writeb((u_long)base_addr+(CyCCR<<index), CyCHIP_RESET);

Completed in 112 milliseconds