/linux-master/drivers/pinctrl/ |
H A D | pinctrl-gemini.c | 710 .num_pins = ARRAY_SIZE(gnd_3512_pins), 715 .num_pins = ARRAY_SIZE(dram_3512_pins), 721 .num_pins = ARRAY_SIZE(rtc_3512_pins), 726 .num_pins = ARRAY_SIZE(power_3512_pins), 731 .num_pins = ARRAY_SIZE(system_3512_pins), 736 .num_pins = ARRAY_SIZE(vcontrol_3512_pins), 741 .num_pins = ARRAY_SIZE(ice_3512_pins), 747 .num_pins = ARRAY_SIZE(ide_3512_pins), 756 .num_pins = ARRAY_SIZE(sata_3512_pins), 761 .num_pins = ARRAY_SIZE(usb_3512_pin [all...] |
/linux-master/drivers/infiniband/ulp/opa_vnic/ |
H A D | opa_vnic_vema_iface.c | 169 memcpy(info->rsvd0, src->rsvd0, ARRAY_SIZE(src->rsvd0)); 171 memcpy(info->rsvd1, src->rsvd1, ARRAY_SIZE(src->rsvd1)); 174 memcpy(info->rsvd2, src->rsvd2, ARRAY_SIZE(src->rsvd2)); 181 memcpy(info->rsvd3, src->rsvd3, ARRAY_SIZE(src->rsvd3)); 183 memcpy(info->rsvd4, src->rsvd4, ARRAY_SIZE(src->rsvd4)); 203 memcpy(dst->rsvd0, info->rsvd0, ARRAY_SIZE(info->rsvd0)); 205 memcpy(dst->rsvd1, info->rsvd1, ARRAY_SIZE(info->rsvd1)); 208 memcpy(dst->rsvd2, info->rsvd2, ARRAY_SIZE(info->rsvd2)); 215 memcpy(dst->rsvd3, info->rsvd3, ARRAY_SIZE(info->rsvd3)); 217 memcpy(dst->rsvd4, info->rsvd4, ARRAY_SIZE(inf [all...] |
/linux-master/drivers/gpu/drm/i915/ |
H A D | intel_step.c | 186 size = ARRAY_SIZE(dg2_g10_revid_step_tbl); 189 size = ARRAY_SIZE(dg2_g11_revid_step_tbl); 192 size = ARRAY_SIZE(dg2_g12_revid_step_tbl); 195 size = ARRAY_SIZE(xehpsdv_revids); 198 size = ARRAY_SIZE(adlp_n_revids); 201 size = ARRAY_SIZE(adlp_rplp_revids); 204 size = ARRAY_SIZE(adlp_revids); 207 size = ARRAY_SIZE(adls_rpls_revids); 210 size = ARRAY_SIZE(adls_revids); 213 size = ARRAY_SIZE(dg1_revid [all...] |
/linux-master/drivers/clk/hisilicon/ |
H A D | clk-hi3620.c | 85 { HI3620_TIMER0_MUX, "timer0_mux", timer0_mux_p, ARRAY_SIZE(timer0_mux_p), CLK_SET_RATE_PARENT, 0, 15, 2, 0, }, 86 { HI3620_TIMER1_MUX, "timer1_mux", timer1_mux_p, ARRAY_SIZE(timer1_mux_p), CLK_SET_RATE_PARENT, 0, 17, 2, 0, }, 87 { HI3620_TIMER2_MUX, "timer2_mux", timer2_mux_p, ARRAY_SIZE(timer2_mux_p), CLK_SET_RATE_PARENT, 0, 19, 2, 0, }, 88 { HI3620_TIMER3_MUX, "timer3_mux", timer3_mux_p, ARRAY_SIZE(timer3_mux_p), CLK_SET_RATE_PARENT, 0, 21, 2, 0, }, 89 { HI3620_TIMER4_MUX, "timer4_mux", timer4_mux_p, ARRAY_SIZE(timer4_mux_p), CLK_SET_RATE_PARENT, 0x18, 0, 2, 0, }, 90 { HI3620_TIMER5_MUX, "timer5_mux", timer5_mux_p, ARRAY_SIZE(timer5_mux_p), CLK_SET_RATE_PARENT, 0x18, 2, 2, 0, }, 91 { HI3620_TIMER6_MUX, "timer6_mux", timer6_mux_p, ARRAY_SIZE(timer6_mux_p), CLK_SET_RATE_PARENT, 0x18, 4, 2, 0, }, 92 { HI3620_TIMER7_MUX, "timer7_mux", timer7_mux_p, ARRAY_SIZE(timer7_mux_p), CLK_SET_RATE_PARENT, 0x18, 6, 2, 0, }, 93 { HI3620_TIMER8_MUX, "timer8_mux", timer8_mux_p, ARRAY_SIZE(timer8_mux_p), CLK_SET_RATE_PARENT, 0x18, 8, 2, 0, }, 94 { HI3620_TIMER9_MUX, "timer9_mux", timer9_mux_p, ARRAY_SIZE(timer9_mux_ [all...] |
/linux-master/arch/sh/kernel/cpu/sh4a/ |
H A D | pinmux-sh7786.c | 30 ARRAY_SIZE(sh7786_pfc_resources));
|
H A D | pinmux-shx3.c | 24 ARRAY_SIZE(shx3_pfc_resources));
|
H A D | pinmux-sh7757.c | 30 ARRAY_SIZE(sh7757_pfc_resources));
|
H A D | pinmux-sh7723.c | 25 ARRAY_SIZE(sh7723_pfc_resources));
|
H A D | pinmux-sh7724.c | 30 ARRAY_SIZE(sh7724_pfc_resources));
|
H A D | pinmux-sh7785.c | 25 ARRAY_SIZE(sh7785_pfc_resources));
|
H A D | pinmux-sh7722.c | 19 ARRAY_SIZE(sh7722_pfc_resources));
|
/linux-master/arch/sh/kernel/cpu/sh3/ |
H A D | pinmux-sh7720.c | 25 ARRAY_SIZE(sh7720_pfc_resources));
|
/linux-master/arch/sh/kernel/cpu/sh2a/ |
H A D | pinmux-sh7269.c | 26 ARRAY_SIZE(sh7269_pfc_resources));
|
H A D | pinmux-sh7203.c | 25 ARRAY_SIZE(sh7203_pfc_resources));
|
H A D | pinmux-sh7264.c | 25 ARRAY_SIZE(sh7264_pfc_resources));
|
/linux-master/arch/sh/boards/ |
H A D | board-espt.c | 39 .nr_parts = ARRAY_SIZE(espt_nor_flash_partitions), 54 .num_resources = ARRAY_SIZE(espt_nor_flash_resources), 85 .num_resources = ARRAY_SIZE(sh_eth_resources), 99 ARRAY_SIZE(espt_devices));
|
/linux-master/arch/mips/sibyte/swarm/ |
H A D | swarm-i2c.c | 24 ARRAY_SIZE(swarm_i2c_info1));
|
/linux-master/drivers/input/touchscreen/ |
H A D | cyttsp_i2c_common.c | 48 retval = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs)); 52 return retval != ARRAY_SIZE(msgs) ? -EIO : 0; 75 retval = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs)); 79 return retval != ARRAY_SIZE(msgs) ? -EIO : 0;
|
/linux-master/drivers/net/ethernet/mellanox/mlx5/core/ |
H A D | fs_ft_pool.c | 21 int ft_left[ARRAY_SIZE(FT_POOLS)]; 33 for (i = ARRAY_SIZE(FT_POOLS) - 1; i >= 0; i--) 52 for (i = ARRAY_SIZE(FT_POOLS) - 1; i >= 0; i--) { 77 for (i = ARRAY_SIZE(FT_POOLS) - 1; i >= 0; i--) {
|
/linux-master/sound/soc/codecs/ |
H A D | cirrus_legacy.h | 14 ret = regmap_bulk_read(regmap, reg, devid, ARRAY_SIZE(devid));
|
H A D | max9877.c | 57 SOC_ENUM_SINGLE(MAX9877_OUTPUT_MODE, 0, ARRAY_SIZE(max9877_out_mode), 60 ARRAY_SIZE(max9877_osc_mode), max9877_osc_mode), 119 .num_controls = ARRAY_SIZE(max9877_controls), 122 .num_dapm_widgets = ARRAY_SIZE(max9877_dapm_widgets), 124 .num_dapm_routes = ARRAY_SIZE(max9877_dapm_routes), 132 .num_reg_defaults = ARRAY_SIZE(max9877_regs), 146 for (i = 0; i < ARRAY_SIZE(max9877_regs); i++)
|
/linux-master/drivers/pmdomain/renesas/ |
H A D | r8a77995-sysc.c | 25 .num_areas = ARRAY_SIZE(r8a77995_areas),
|
/linux-master/sound/soc/intel/boards/ |
H A D | sof_nuvoton_common.c | 40 ARRAY_SIZE(nau8318_widgets)); 47 ARRAY_SIZE(nau8318_kcontrols)); 54 ARRAY_SIZE(nau8318_routes)); 67 link->num_codecs = ARRAY_SIZE(nau8318_components);
|
/linux-master/drivers/clk/mediatek/ |
H A D | clk-mt7622-infracfg.c | 51 .rst_bank_nr = ARRAY_SIZE(infrasys_rst_ofs), 80 ARRAY_SIZE(infra_clks), clk_data); 85 ARRAY_SIZE(cpu_muxes), clk_data); 96 mtk_clk_unregister_cpumuxes(cpu_muxes, ARRAY_SIZE(cpu_muxes), clk_data); 98 mtk_clk_unregister_gates(infra_clks, ARRAY_SIZE(infra_clks), clk_data); 110 mtk_clk_unregister_cpumuxes(cpu_muxes, ARRAY_SIZE(cpu_muxes), clk_data); 111 mtk_clk_unregister_gates(infra_clks, ARRAY_SIZE(infra_clks), clk_data);
|
/linux-master/drivers/clk/imx/ |
H A D | clk-imx6sx.c | 152 hws[IMX6SX_PLL1_BYPASS_SRC] = imx_clk_hw_mux("pll1_bypass_src", base + 0x00, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 153 hws[IMX6SX_PLL2_BYPASS_SRC] = imx_clk_hw_mux("pll2_bypass_src", base + 0x30, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 154 hws[IMX6SX_PLL3_BYPASS_SRC] = imx_clk_hw_mux("pll3_bypass_src", base + 0x10, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 155 hws[IMX6SX_PLL4_BYPASS_SRC] = imx_clk_hw_mux("pll4_bypass_src", base + 0x70, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 156 hws[IMX6SX_PLL5_BYPASS_SRC] = imx_clk_hw_mux("pll5_bypass_src", base + 0xa0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 157 hws[IMX6SX_PLL6_BYPASS_SRC] = imx_clk_hw_mux("pll6_bypass_src", base + 0xe0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 158 hws[IMX6SX_PLL7_BYPASS_SRC] = imx_clk_hw_mux("pll7_bypass_src", base + 0x20, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels)); 169 hws[IMX6SX_PLL1_BYPASS] = imx_clk_hw_mux_flags("pll1_bypass", base + 0x00, 16, 1, pll1_bypass_sels, ARRAY_SIZE(pll1_bypass_sels), CLK_SET_RATE_PARENT); 170 hws[IMX6SX_PLL2_BYPASS] = imx_clk_hw_mux_flags("pll2_bypass", base + 0x30, 16, 1, pll2_bypass_sels, ARRAY_SIZE(pll2_bypass_sels), CLK_SET_RATE_PARENT); 171 hws[IMX6SX_PLL3_BYPASS] = imx_clk_hw_mux_flags("pll3_bypass", base + 0x10, 16, 1, pll3_bypass_sels, ARRAY_SIZE(pll3_bypass_sel [all...] |