/linux-master/drivers/scsi/ |
H A D | mesh.h | 41 unsigned char exception; member in struct:mesh_regs 104 /* Bits in the exception register. */ 120 #define INT_EXCEPTION 0x02 /* exception interrupt */
|
/linux-master/tools/testing/kunit/ |
H A D | run_checks.py | 53 ex = f.exception() 64 print(f'{name}: unexpected exception: {ex}')
|
/linux-master/arch/arm64/kernel/ |
H A D | irq.c | 24 #include <asm/exception.h>
|
/linux-master/tools/testing/selftests/kvm/x86_64/ |
H A D | vmx_exception_with_invalid_guest_state.c | 39 * an exception with invalid state and then exits to userspace, i.e. 95 * If an exception is pending, attempt KVM_RUN with invalid guest, 97 * between KVM queueing an exception and re-entering the guest. 99 if (events.exception.pending) { 133 * an exception is pending and stuffs invalid state. Run with valid 136 * exception pending.
|
/linux-master/arch/m68k/fpsp040/ |
H A D | x_fline.S | 4 | fpsp_fline --- FPSP handler for fline exception 6 | First determine if the exception is one of the unimplemented 10 | must be a real F-line exception.
|
H A D | x_operr.S | 4 | fpsp_operr --- FPSP handler for operand error exception 94 | only the integer exception frame on the stack, and the 272 | Destination is memory. Get <ea> from integer exception frame 304 | to the kernel operr handler with only the integer exception 332 | Inexact enabled and reported, and we must take an inexact exception. 345 | Since operr is only an E1 exception, there is no need to frestore
|
H A D | x_snan.S | 4 | fpsp_snan --- FPSP handler for signalling NAN exception 7 | an SNAN) is a non-maskable run-time exception. 18 | disabled with the exception posted. If the instruction is not move_ 19 | out, the dest. is not modified, and the exception is posted. 57 | It is possible to have an inex1 exception with the 68 | Inexact enabled and reported, and we must take an inexact exception.
|
H A D | x_unfl.S | 4 | fpsp_unfl --- FPSP handler for underflow exception 56 | exception 92 | Inexact enabled and reported, and we must take an inexact exception 151 | If the exception bit set is E3, the exceptional operand from the
|
/linux-master/arch/alpha/lib/ |
H A D | ev6-clear_user.S | 10 * a successful copy). There is also some rather minor exception setup 33 /* Allow an exception for an insn; exit if we get one. */ 38 lda $31, $exception-99b($31); \ 207 $exception: # Destination for exception recovery(?)
|
/linux-master/arch/x86/kvm/ |
H A D | mmu.h | 311 struct x86_exception *exception); 316 struct x86_exception *exception) 320 return translate_nested_gpa(vcpu, gpa, access, exception); 313 kvm_translate_gpa(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, gpa_t gpa, u64 access, struct x86_exception *exception) argument
|
/linux-master/arch/arm/nwfpe/ |
H A D | softfloat.c | 64 input is simply rounded to an integer, with the inexact exception raised if 66 input is too large, however, the invalid exception is raised and the largest 100 roundData->exception |= float_flag_invalid; 103 if ( roundBits ) roundData->exception |= float_flag_inexact; 200 the inexact exception raised if the abstract input cannot be represented 247 roundData->exception |= float_flag_overflow | float_flag_inexact; 258 if ( isTiny && roundBits ) roundData->exception |= float_flag_underflow; 261 if ( roundBits ) roundData->exception |= float_flag_inexact; 371 the inexact exception raised if the abstract input cannot be represented 420 roundData->exception | [all...] |
H A D | fpa11_cpdt.c | 263 roundData.exception = 0; 298 if (roundData.exception) 299 float_raise(roundData.exception);
|
/linux-master/arch/xtensa/kernel/ |
H A D | vectors.S | 4 * This file contains all exception vectors (user, kernel, and double), 7 * exception occurs. 20 * We use a two-level table approach. The user and kernel exception vectors 21 * use a first-level dispatch table to dispatch the exception to a registered 23 * The default handler sets up a C-stack and dispatches the exception to a 36 * indicate that the exception is either a double or a regular exception: 38 * PT_DEPC >= VALID_DOUBLE_EXCEPTION_ADDRESS: double exception 39 * < VALID_DOUBLE_EXCEPTION_ADDRESS: regular exception 41 * Note: Neither the kernel nor the user exception handle [all...] |
/linux-master/arch/arm64/kvm/ |
H A D | guest.c | 820 events->exception.serror_pending = !!(vcpu->arch.hcr_el2 & HCR_VSE); 821 events->exception.serror_has_esr = cpus_have_final_cap(ARM64_HAS_RAS_EXTN); 823 if (events->exception.serror_pending && events->exception.serror_has_esr) 824 events->exception.serror_esr = vcpu_get_vsesr(vcpu); 838 bool serror_pending = events->exception.serror_pending; 839 bool has_esr = events->exception.serror_has_esr; 840 bool ext_dabt_pending = events->exception.ext_dabt_pending; 846 if (!((events->exception.serror_esr) & ~ESR_ELx_ISS_MASK)) 847 kvm_set_sei_esr(vcpu, events->exception [all...] |
/linux-master/arch/arm/kernel/ |
H A D | entry-header.S | 59 * ARMv7-M exception entry/exit macros. 63 * switching to the exception stack (SP_main). 65 * If exception is taken while in user mode, SP_main is 70 * exception handler and it may BUG if this is not the case. Interrupts 74 * When returning to kernel mode, we don't return from exception. 78 @ exception entry. Depending on the mode the cpu was in when the 79 @ exception happend that is either on the main or the process stack. 87 @ exception frame because of tail-chaining. So these have to be 123 * PENDSV and SVCALL are configured to have the same exception 137 @ an exception fram [all...] |
H A D | irq.c | 40 #include <asm/exception.h>
|
H A D | entry-v7m.S | 33 strerr: .asciz "\nUnhandled exception: IPSR = %08lx LR = %08lx\n" 77 @ registers r0-r3 and r12 are automatically restored on exception
|
/linux-master/arch/arc/kernel/ |
H A D | entry-arcv2.S | 31 VECTOR mem_service ; Mem exception 39 VECTOR EV_Trap ; Trap exception 182 # reenabled after we return from interrupt/exception.
|
H A D | entry-compact.S | 29 * -In a rare scenario, Process gets a Priv-V exception and gets scheduled 30 * out. Since we don't do FAKE RTIE for Priv-V, CPU exception state remains 32 * exception. Thus FAKE RTIE needed in low level Priv-Violation handler. 87 VECTOR mem_service ; 0x8, Mem exception (0x1) 110 VECTOR EV_Trap ; 0x128, Trap exception (0x25) 199 ; (Kernel mode memory errors handled via separate exception vectors) 313 # reenabled after we return from interrupt/exception.
|
/linux-master/drivers/irqchip/ |
H A D | irq-zevio.c | 16 #include <asm/exception.h>
|
H A D | irq-digicolor.c | 22 #include <asm/exception.h>
|
H A D | irq-nvic.c | 25 #include <asm/exception.h> 121 * exception return sequence.
|
H A D | irq-wpcm450-aic.c | 9 #include <asm/exception.h>
|
/linux-master/arch/powerpc/kvm/ |
H A D | book3s_rmhandlers.S | 18 #include <asm/exception-64s.h>
|
/linux-master/arch/m68k/kernel/ |
H A D | entry.S | 94 | [gap] [switch_stack] [pt_regs] [exception frame] 101 | [replacement exception frame] 292 | put exception # in d0 308 | put exception # in d0
|