| /linux-master/arch/arm/include/debug/ |
| H A D | 8250.S | 9 .macro addruart, rp, rv, tmp
|
| H A D | asm9260.S | 9 .macro addruart, rp, rv, tmp
|
| H A D | at91.S | 13 .macro addruart, rp, rv, tmp
|
| H A D | bcm63xx.S | 10 .macro addruart, rp, rv, tmp
|
| H A D | brcmstb.S | 47 .macro addruart, rp, rv, tmp
52 sub \tmp, \rp, \rv @ actual brcmstb_uart_config
53 ldr \rp, [\tmp] @ Load brcmstb_uart_config
57 str \rv, [\tmp]
102 91: str \rp, [\tmp, #4] @ Store in brcmstb_uart_phys
105 str \rp, [\tmp, #8] @ Store 0 in brcmstb_uart_virt
109 str \rv, [\tmp, #8] @ Store in brcmstb_uart_virt
118 100: ldr \rp, [\tmp, #4] @ Load brcmstb_uart_phys
119 ldr \rv, [\tmp, #8] @ Load brcmstb_uart_virt
|
| H A D | clps711x.S | 18 .macro addruart, rp, rv, tmp
|
| H A D | dc21285.S | 17 .macro addruart, rp, rv, tmp
|
| H A D | digicolor.S | 14 .macro addruart, rp, rv, tmp
|
| H A D | icedcc.S | 10 .macro addruart, rp, rv, tmp
|
| H A D | imx.S | 28 .macro addruart, rp, rv, tmp
|
| H A D | meson.S | 13 .macro addruart, rp, rv, tmp
|
| H A D | msm.S | 9 .macro addruart, rp, rv, tmp
|
| H A D | omap2plus.S | 27 .macro addruart, rp, rv, tmp
34 sub \tmp, \rp, \rv @ make it effective
35 ldr \rp, [\tmp, #0] @ omap_uart_phys
36 ldr \rv, [\tmp, #4] @ omap_uart_virt
44 str \rp, [\tmp, #0] @ omap_uart_phys
46 str \rp, [\tmp, #4] @ omap_uart_virt
48 str \rp, [\tmp, #8] @ omap_uart_lsr
58 ldr \tmp, [\tmp, #8] @ omap_uart_lsr
59 add \rp, \rp, \tmp
[all...] |
| H A D | pl01x.S | 12 .macro addruart, rp, rv, tmp
|
| H A D | renesas-scif.S | 31 .macro addruart, rp, rv, tmp
|
| H A D | s3c24xx.S | 16 .macro addruart, rp, rv, tmp
|
| H A D | sa1100.S | 17 .macro addruart, rp, rv, tmp
|
| H A D | sti.S | 17 .macro addruart, rp, rv, tmp
|
| H A D | stm32.S | 21 .macro addruart, rp, rv, tmp
|
| H A D | tegra.S | 67 .macro addruart, rp, rv, tmp
72 sub \tmp, \rp, \rv @ actual tegra_uart_config
73 ldr \rp, [\tmp] @ Load tegra_uart_config
77 str \rv, [\tmp]
140 91: str \rp, [\tmp, #4] @ Store in tegra_uart_phys
143 str \rp, [\tmp, #8] @ Store 0 in tegra_uart_virt
147 str \rv, [\tmp, #8] @ Store in tegra_uart_virt
183 100: ldr \rp, [\tmp, #4] @ Load tegra_uart_phys
184 ldr \rv, [\tmp, #8] @ Load tegra_uart_virt
|
| H A D | ux500.S | 34 .macro addruart, rp, rv, tmp
|
| H A D | vf.S | 16 .macro addruart, rp, rv, tmp
|
| H A D | vt8500.S | 15 .macro addruart, rp, rv, tmp
|
| H A D | zynq.S | 27 .macro addruart, rp, rv, tmp
|
| /linux-master/arch/arm/kernel/ |
| H A D | entry-header.S | 392 .macro invoke_syscall, table, nr, tmp, ret, reload=0
394 mov \tmp, \nr
395 cmp \tmp, #NR_syscalls @ check upper syscall limit
396 movcs \tmp, #0
404 ldrcc pc, [\table, \tmp, lsl #2] @ call sys_* routine
|