Searched refs:CLK_APMIXED_APLL2 (Results 51 - 60 of 60) sorted by relevance

123

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h238 #define CLK_APMIXED_APLL2 7 macro
H A Dmt2712-clk.h17 #define CLK_APMIXED_APLL2 5 macro
H A Dmt6779-clk.h178 #define CLK_APMIXED_APLL2 13 macro
H A Dmt8183-clk.h21 #define CLK_APMIXED_APLL2 10 macro
H A Dmt8186-clk.h277 #define CLK_APMIXED_APLL2 13 macro
H A Dmt8192-clk.h310 #define CLK_APMIXED_APLL2 9 macro
H A Dmediatek,mt8188-clk.h310 #define CLK_APMIXED_APLL2 10 macro
H A Dmt8195-clk.h376 #define CLK_APMIXED_APLL2 17 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8516.c47 PLL(CLK_APMIXED_APLL2, 0x01A0, 0x01B0, 0x00000001, 0,
102 FACTOR0(CLK_TOP_APLL2, CLK_APMIXED_APLL2, 1, 1),
H A Dclk-mt8518.c47 PLL(CLK_APMIXED_APLL2, 0x01A0, 0x01B0, 0x00000001,
101 FACTOR0(CLK_TOP_APLL2, CLK_APMIXED_APLL2, 1, 1),

Completed in 129 milliseconds

123