/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/Disassembler/ |
H A D | HexagonDisassembler.cpp | 663 /* 8 */ USR, PC, UGP, GP,
|
/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
H A D | MicroMipsSizeReduction.cpp | 383 Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP,
|
H A D | MipsISelLowering.cpp | 3025 // Insert node "GP copy globalreg" before call to function. 3029 // The lazy binding stub requires GP to point to the GOT. 3030 // Note that we don't need GP to point to the GOT for indirect calls 3036 unsigned GPReg = ABI.IsN64() ? Mips::GP_64 : Mips::GP; 4725 .Case("$28", Mips::GP)
|
/netbsd-current/external/gpl3/gdb.old/dist/gdb/testsuite/gdb.arch/ |
H A D | arc-analyze-prologue.S | 629 st r15,[gp,0] ; GP value is not relative to SP. 640 st_s r0,[gp,0] ; GP value is not relative to SP. 833 # Create small section for GP-relative accesses.
|
/netbsd-current/external/gpl3/gdb/dist/gdb/testsuite/gdb.arch/ |
H A D | arc-analyze-prologue.S | 629 st r15,[gp,0] ; GP value is not relative to SP. 640 st_s r0,[gp,0] ; GP value is not relative to SP. 833 # Create small section for GP-relative accesses.
|
/netbsd-current/external/gpl3/gdb.old/dist/opcodes/ |
H A D | arc-opc.c | 293 *errmsg = _("register must be GP"); 1898 #define GP (SPdup + 1) macro 1902 #define PCL_S (GP + 1)
|
H A D | mips-opc.c | 111 case 'k': REG (5, 6, GP); 126 case 'z': REG (5, 0, GP); 194 case 'b': REG (5, 21, GP); 196 case 'd': REG (5, 11, GP); 206 case 'r': OPTIONAL_REG (5, 21, GP); 207 case 's': REG (5, 21, GP); 208 case 't': REG (5, 16, GP); 210 case 'v': OPTIONAL_REG (5, 21, GP); 211 case 'w': OPTIONAL_REG (5, 16, GP); 212 case 'x': REG (0, 0, GP); [all...] |
/netbsd-current/external/gpl3/gdb/dist/opcodes/ |
H A D | arc-opc.c | 293 *errmsg = _("register must be GP"); 1898 #define GP (SPdup + 1) macro 1902 #define PCL_S (GP + 1)
|
H A D | mips-opc.c | 111 case 'k': REG (5, 6, GP); 126 case 'z': REG (5, 0, GP); 194 case 'b': REG (5, 21, GP); 196 case 'd': REG (5, 11, GP); 206 case 'r': OPTIONAL_REG (5, 21, GP); 207 case 's': REG (5, 21, GP); 208 case 't': REG (5, 16, GP); 210 case 'v': OPTIONAL_REG (5, 21, GP); 211 case 'w': OPTIONAL_REG (5, 16, GP); 212 case 'x': REG (0, 0, GP); [all...] |
/netbsd-current/external/gpl3/binutils.old/dist/opcodes/ |
H A D | arc-opc.c | 293 *errmsg = _("register must be GP"); 1898 #define GP (SPdup + 1) macro 1902 #define PCL_S (GP + 1)
|
H A D | mips-opc.c | 111 case 'k': REG (5, 6, GP); 126 case 'z': REG (5, 0, GP); 194 case 'b': REG (5, 21, GP); 196 case 'd': REG (5, 11, GP); 206 case 'r': OPTIONAL_REG (5, 21, GP); 207 case 's': REG (5, 21, GP); 208 case 't': REG (5, 16, GP); 210 case 'v': OPTIONAL_REG (5, 21, GP); 211 case 'w': OPTIONAL_REG (5, 16, GP); 212 case 'x': REG (0, 0, GP); [all...] |
/netbsd-current/external/gpl3/binutils/dist/opcodes/ |
H A D | arc-opc.c | 293 *errmsg = _("register must be GP"); 1898 #define GP (SPdup + 1) macro 1902 #define PCL_S (GP + 1)
|
H A D | mips-opc.c | 111 case 'k': REG (5, 6, GP); 126 case 'z': REG (5, 0, GP); 194 case 'b': REG (5, 21, GP); 196 case 'd': REG (5, 11, GP); 206 case 'r': OPTIONAL_REG (5, 21, GP); 207 case 's': REG (5, 21, GP); 208 case 't': REG (5, 16, GP); 210 case 'v': OPTIONAL_REG (5, 21, GP); 211 case 'w': OPTIONAL_REG (5, 16, GP); 212 case 'x': REG (0, 0, GP); [all...] |
/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsMCCodeEmitter.cpp | 832 MI.getOperand(OpNo).getReg() == Mips::GP &&
|
H A D | MipsTargetStreamer.cpp | 42 : MCTargetStreamer(S), GPReg(Mips::GP), ModuleDirectiveAllowed(true) {
|
/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/MCTargetDesc/ |
H A D | HexagonMCCodeEmitter.cpp | 641 // Look for GP-relative fixups. 650 if (*U == Hexagon::GP)
|
/netbsd-current/sys/arch/mips/mips/ |
H A D | mipsX_subr.S | 1414 PTR_LA gp, _C_LABEL(_gp) # switch to kernel GP 1523 PTR_LA gp, _C_LABEL(_gp) # switch to kernel GP 1723 PTR_LA gp, _C_LABEL(_gp) # switch to kernel GP
|
/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Mips/AsmParser/ |
H A D | MipsAsmParser.cpp | 1385 && (getMemBase()->getGPR32Reg() == Mips::GP); 2174 // Try to create 16-bit GP relative load instruction. 2187 (BaseReg.getReg() == Mips::GP || 2190 TOut.emitRRI(Mips::LWGP_MM, DstReg.getReg(), Mips::GP, MemOffset, 3254 case Mips::K1: return Mips::GP; 3255 case Mips::GP: return Mips::SP; 5607 case Mips::F28: return Mips::GP; 5646 case Mips::COP028: return Mips::GP;
|
/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Mips/Disassembler/ |
H A D | MipsDisassembler.cpp | 1834 Inst.addOperand(MCOperand::createReg(Mips::GP));
|
/netbsd-current/external/gpl3/gdb.old/dist/gas/config/ |
H A D | tc-mips.c | 102 #define GP 28 macro 663 /* If we can determine in advance that GP optimization won't be 665 GP-relative references. This makes delay slot optimization work 670 will put what it thinks is a GP-relative instruction in a branch 768 static int mips_gp_register = GP; 986 one which uses GP-relative addresses and one which uses absolute 992 will be the GP-relative one and the second sequence will be the 6000 && regno == GP) 9727 /* If this is a reference to a GP relative symbol, we want 9751 For GP relativ [all...] |
/netbsd-current/external/gpl3/binutils.old/dist/gas/config/ |
H A D | tc-mips.c | 102 #define GP 28 macro 665 /* If we can determine in advance that GP optimization won't be 667 GP-relative references. This makes delay slot optimization work 672 will put what it thinks is a GP-relative instruction in a branch 770 static int mips_gp_register = GP; 993 one which uses GP-relative addresses and one which uses absolute 999 will be the GP-relative one and the second sequence will be the 6042 && regno == GP) 9813 /* If this is a reference to a GP relative symbol, we want 9837 For GP relativ [all...] |
/netbsd-current/external/gpl3/binutils/dist/gas/config/ |
H A D | tc-mips.c | 102 #define GP 28 macro 668 /* If we can determine in advance that GP optimization won't be 670 GP-relative references. This makes delay slot optimization work 675 will put what it thinks is a GP-relative instruction in a branch 773 static int mips_gp_register = GP; 996 one which uses GP-relative addresses and one which uses absolute 1002 will be the GP-relative one and the second sequence will be the 6045 && regno == GP) 9810 /* If this is a reference to a GP relative symbol, we want 9834 For GP relativ [all...] |