Searched refs:x10 (Results 426 - 450 of 3017) sorted by relevance

<<11121314151617181920>>

/netbsd-6-1-5-RELEASE/external/gpl3/gcc/dist/gcc/testsuite/gcc.target/i386/
H A Dsse4_1-dppd-2.c25 #define hmsk0 0x10
59 if ((HIMASK & (0x10 << j)))
/netbsd-6-1-5-RELEASE/sys/arch/sparc/sparc/
H A Dintreg.h64 #define IE_L8 0x10 /* enable level 8 interrupts */
115 #define ICR_ITR (SI_INTR_VA + 0x10)
/netbsd-6-1-5-RELEASE/sys/arch/powerpc/ibm4xx/dev/
H A Dopbreg.h49 #define ZMII0_SIZE 0x10
74 #define SMIISR_EL_UP 0x10 /* RxD Link Up */
H A Dpcicreg.h55 #define PCIC_BAR0 0x10
93 #define PCIL_PMM1LA 0x10
/netbsd-6-1-5-RELEASE/sys/dev/i2c/
H A Dmotoi2creg.h46 #define CR_MTX 0x10 /* 1 for Tx, 0 for Rx */
53 #define SR_MAL 0x10 /* arbitration was lost */
/netbsd-6-1-5-RELEASE/sys/dev/ic/
H A Dintersil7170reg.h94 #define INTERSIL_CMD_IENABLE 0x10
109 #define INTERSIL_INTER_MINUTES 0x10 /* r/w */
/netbsd-6-1-5-RELEASE/sys/arch/i386/stand/lib/
H A Dbiosvideomode.S51 int $0x10
/netbsd-6-1-5-RELEASE/sys/arch/i386/stand/lib/netif/
H A Dpcnet_pci.c68 if (pcicfgread(&hdl, 0x10, &iobase) || !(iobase & 1)) {
75 lance_rdp = iobase + 0x10;
/netbsd-6-1-5-RELEASE/sys/dev/pci/
H A Dagpreg.h37 #define AGP_APBASE 0x10
172 #define AGP_I810_GMADR 0x10
219 #define AGP_I855_GCC1_GMS_STOLEN_1M 0x10
228 #define AGP_I915_MMADR 0x10
234 #define AGP_I915_GCC1_GMS_STOLEN_1M 0x10
246 #define AGP_I965_MMADR 0x10
301 #define AGP_AMD64_NVIDIA_0_APBASE 0x10
311 #define AGP_AMD64_ULI_APBASE 0x10
H A Desoreg.h37 #define ESO_PCI_BAR_IO 0x10 /* I/O space base address */
70 #define ESO_IO_IRQCTL_A1IRQ 0x10 /* Audio 1 IRQ */
130 #define ESO_MIXREG_ERS_MUTE 0x10 /* Mutes input to filters for rec */
174 #define ESO_MIXREG_A2C1_AUTO 0x10 /* Auto-initialize mode */
201 #define ESO_CTLREG_ACTL_RESV1 0x10 /* Reserved, always write 1 */
205 #define ESO_CTLREG_LAIC_PINENB 0x10 /* Interrupt pin enable */
208 #define ESO_CTLREG_DRQCTL_ENB1 0x10 /* Supposedly no function, but ... */
216 #define ESO_CTLREG_A1C1_RESV1 0x10 /* Reserved, always write 1 */
/netbsd-6-1-5-RELEASE/sys/arch/macppc/dev/
H A Dif_gmreg.h42 #define GMAC_INT_RXDONE 0x10
45 #define GMAC_RXMAC_HEN 0x10 /* enable the hash filter */
/netbsd-6-1-5-RELEASE/sys/dev/isa/
H A Dif_ixreg.h53 #define IX_MCTRL_FMCS16 0x10 /* MEMCS16- for F000 */
58 #define IX_BART_IOCHRDY_LATE 0x10 /* iochrdy late control bit */
/netbsd-6-1-5-RELEASE/sys/arch/evbarm/hdl_g/
H A Dhdlgreg.h93 #define LEDCTRL_USB3 0x10
107 #define BTNSTAT_RESET 0x10
/netbsd-6-1-5-RELEASE/lib/libc/compat/arch/sparc64/gen/
H A Dcompat_setjmp.S82 lduw [%o3 + 0x38+0x10], %o0 /* foo.ss_flags */
87 stx %o0, [%o3 + 0x10] /* sc.sc_pc = return_pc */
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/include/opcode/
H A Di370.h85 #define I370_OPCODE_ESA390 (0x10)
225 #define I370_OPERAND_FPR (0x10)
/netbsd-6-1-5-RELEASE/sys/arch/amiga/dev/
H A Dgrfvar.h94 #define GF_GRFON 0x10
115 #define GRFOVDEV 0x10 /* used by grf_ul, overlay planes */
/netbsd-6-1-5-RELEASE/sys/arch/arm/at91/
H A Dat91spireg.h52 #define SPI_SR 0x10U /* 0x10: Status Register */
70 #define SPI_MR_MODFDIS 0x10 /* 1 = mode fault detection dis */
81 #define SPI_SR_ENDRX 0x10 /* 1 = End of RX buffer */
/netbsd-6-1-5-RELEASE/sys/arch/arm/ixp12x0/
H A Dixp12x0_comreg.h58 #define CR_RIE 0x10 /* Receive FIFO interrupt enable */
78 #define SR_RXR 0x10 /* Receiver FIFO Ready */
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/sim/arm/
H A Darmos.h33 #define SWI_GetEnv 0x10
74 #define AngelSWI_Reason_Clock 0x10
/netbsd-6-1-5-RELEASE/sys/dev/sbus/
H A Dqereg.h259 #define QE_MR_XMTFS_MORE 0x10 /* tx > 1 retries */
278 #define QE_MR_RCVFS_FCS 0x10 /* rx fcs error */
289 #define QE_MR_IR_RCVCCO 0x10 /* collision cnt overflow */
299 #define QE_MR_IMR_RCVCCOM 0x10 /* rx collision count oflow */
313 #define QE_MR_BIUCC_16TS 0x10 /* 16byte xmit start point */
323 #define QE_MR_FIFOCC_RXF32 0x10 /* rx fifo 32 write cycles */
352 #define QE_MR_PHYCC_DAPC 0x10 /* autopolaritycorrect disab */
367 #define QE_MR_UTR_FCOLL 0x10 /* force collision status */
/netbsd-6-1-5-RELEASE/sys/dev/scsipi/
H A Datapi_tape.h37 #define SMH_DSP_BUFF_MODE_ON 0x10
62 #define ATAPI_TAPE_CAP_PAGE_DIS 0x10 /* can break request > ctl */
H A Dscsi_disk.h67 #define SFU_FMTDATA 0x10
89 #define DLH_STPF 0x10 /* stop format */
195 #define RDD_PRIMARY 0x10
252 #define DISK_FMT_SURF 0x10
317 #define CACHING_DISC 0x10 /* pftch across time discontinuities */
332 #define CACHING2_VS1 0x10 /* vendor specific bit */
351 #define CTL2_QAM_UNRESTRICT 0x10 /* Unrestricted reordering allowed */
360 #define CTL3_UAIC_RET 0x10 /* retain UA, see SPC-3 */
/netbsd-6-1-5-RELEASE/sys/dev/sun/
H A Dbtreg.h121 #define FBC_CURSOR 0x10 /* Cursor compare enable */
128 #define FBS_1024X768 0x10
/netbsd-6-1-5-RELEASE/sys/dev/usb/
H A Ducomvar.h71 #define ULSR_BI 0x10 /* Break detected */
83 #define UMSR_CTS 0x10 /* Current Clear to Send */
H A Dustirreg.h84 #define STIR_RMODE_ASK 0x10
112 #define STIR_RSTATUS_FFDIR 0x10

Completed in 219 milliseconds

<<11121314151617181920>>