Searched refs:SUB (Results 26 - 50 of 67) sorted by relevance

123

/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/X86/
H A DX86ISelLowering.cpp724 setOperationAction(ISD::SUB , (MVT::SimpleValueType)VT, Expand);
862 setOperationAction(ISD::SUB, MVT::v16i8, Legal);
863 setOperationAction(ISD::SUB, MVT::v8i16, Legal);
864 setOperationAction(ISD::SUB, MVT::v4i32, Legal);
865 setOperationAction(ISD::SUB, MVT::v2i64, Legal);
1095 setOperationAction(ISD::SUB, MVT::v4i64, Legal);
1096 setOperationAction(ISD::SUB, MVT::v8i32, Legal);
1097 setOperationAction(ISD::SUB, MVT::v16i16, Legal);
1098 setOperationAction(ISD::SUB, MVT::v32i8, Legal);
1120 setOperationAction(ISD::SUB, MV
[all...]
H A DX86ISelLowering.h251 // ADD, SUB, SMUL, etc. - Arithmetic operations with FLAGS results.
252 ADD, SUB, ADC, SBB, SMUL, enumerator in enum:llvm::X86ISD::NodeType
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp444 if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB &&
466 if (N.getOpcode() == ISD::SUB)
514 if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB &&
528 ARM_AM::AddrOpc AddSub = N.getOpcode() == ISD::SUB ? ARM_AM::sub:ARM_AM::add;
554 if (N.getOpcode() != ISD::SUB && ShOpcVal == ARM_AM::no_shift &&
613 if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB &&
633 if (N.getOpcode() != ISD::SUB) {
667 ARM_AM::AddrOpc AddSub = N.getOpcode() != ISD::SUB ? ARM_AM::add:ARM_AM::sub;
693 if (N.getOpcode() != ISD::SUB && ShOpcVal == ARM_AM::no_shift &&
805 if (N.getOpcode() == ISD::SUB) {
[all...]
/macosx-10.10.1/BerkeleyDB-21/db/test/scr024/src/com/sleepycat/collections/test/
H A DCollectionTest.java61 private static final int SUB = 1; field in class:CollectionTest
585 readWriteRange(SUB, 1, 1);
587 readWriteRange(SUB, 1, maxKey);
590 readWriteRange(SUB, 1, 3);
592 readWriteRange(SUB, 2, 2);
593 readWriteRange(SUB, 2, maxKey);
595 readWriteRange(SUB, maxKey, maxKey);
597 readWriteRange(SUB, maxKey + 1, maxKey + 1);
599 readWriteRange(SUB, 0, 0);
2213 case SUB
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/CellSPU/
H A DSPUISelLowering.cpp278 setOperationAction(ISD::SUB, MVT::i8, Custom);
279 setOperationAction(ISD::SUB, MVT::i64, Legal);
418 setOperationAction(ISD::SUB, VT, Legal);
719 DAG.getNode(ISD::SUB, dl, MVT::i32,
922 SDValue offset_compl = DAG.getNode(ISD::SUB, dl, MVT::i32,
926 SDValue surplus = DAG.getNode(ISD::SUB, dl, MVT::i32,
2223 case ISD::SUB: {
2578 SDValue lhsSignMag2TC = DAG.getNode(ISD::SUB, dl, IntVT, signMag2TC, i64lhs);
2585 SDValue rhsSignMag2TC = DAG.getNode(ISD::SUB, dl, IntVT, signMag2TC, i64rhs);
2812 case ISD::SUB
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/XCore/
H A DXCoreISelLowering.cpp98 setOperationAction(ISD::SUB, MVT::i64, Custom);
184 case ISD::SUB: return ExpandADDSUB(Op.getNode(), DAG);
202 case ISD::SUB:
718 (N->getOpcode() == ISD::ADD || N->getOpcode() == ISD::SUB) &&
1396 SDValue Result = DAG.getNode(ISD::SUB, dl, VT,
1412 SDValue Result = DAG.getNode(ISD::SUB, dl, VT, N0, N2);
/macosx-10.10.1/JavaScriptCore-7600.1.17/assembler/
H A DARMAssembler.h185 SUB = (0x2 << 21), enumerator in enum:JSC::ARMAssembler::__anon2499
348 emitInstruction(toARMWord(cc) | SUB, rd, rn, op2);
353 emitInstruction(toARMWord(cc) | SUB | SetConditionalCodes, rd, rn, op2);
/macosx-10.10.1/llvmCore-3425.0.34/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp106 case ISD::SUB:
317 return DAG.getNode(ISD::SUB, dl, NVT, Op,
459 unsigned Opcode = N->getOpcode() == ISD::SADDO ? ISD::ADD : ISD::SUB;
622 unsigned Opcode = N->getOpcode() == ISD::UADDO ? ISD::ADD : ISD::SUB;
1152 case ISD::SUB: ExpandIntRes_ADDSUB(N, Lo, Hi); break;
1459 SDValue AmtExcess = DAG.getNode(ISD::SUB, dl, ShTy, Amt, NVBitsNode);
1460 SDValue AmtLack = DAG.getNode(ISD::SUB, dl, ShTy, NVBitsNode, Amt);
1569 Lo = DAG.getNode(ISD::SUB, dl, NVT, LoOps, 2);
1570 Hi = DAG.getNode(ISD::SUB, dl, NVT, HiOps, 2);
1577 Hi = DAG.getNode(ISD::SUB, d
[all...]
H A DTargetLowering.cpp1813 case ISD::SUB: {
1971 SDValue Sub = DAG.getNode(ISD::SUB, dl, CTVT, CTOp,
2478 if (N0.getOpcode() == ISD::ADD || N0.getOpcode() == ISD::SUB ||
2526 if (N0.getOpcode() == ISD::SUB && N0.getNode()->hasOneUse()) {
2554 assert(N0.getOpcode() == ISD::SUB && "Unexpected operation!");
2566 if (N1.getOpcode() == ISD::ADD || N1.getOpcode() == ISD::SUB ||
2577 assert(N1.getOpcode() == ISD::SUB && "Unexpected operation!");
3361 Q = DAG.getNode(ISD::SUB, dl, VT, Q, N->getOperand(0));
3437 SDValue NPQ = DAG.getNode(ISD::SUB, dl, VT, N->getOperand(0), Q);
H A DLegalizeDAG.cpp1577 Tmp1 = DAG.getNode(ISD::SUB, dl, VT, SP, Size); // Value
2457 Op = DAG.getNode(ISD::SUB, dl, VT, Op,
2517 DAG.getNode(ISD::SUB, dl, VT, Op,
2522 return DAG.getNode(ISD::SUB, dl, VT,
3015 // Expand Y = FNEG(X) -> Y = SUB -0.0, X
3147 case ISD::SUB: {
3177 Tmp1 = DAG.getNode(ISD::SUB, dl, VT, Tmp2, Tmp1);
3272 ISD::ADD : ISD::SUB, dl, LHS.getValueType(),
3306 ISD::ADD : ISD::SUB, dl, LHS.getValueType(),
3608 Tmp1 = DAG.getNode(ISD::SUB, d
[all...]
H A DSelectionDAGBuilder.h476 void visitSub(const User &I) { visitBinary(I, ISD::SUB); }
H A DSelectionDAGDumper.cpp156 case ISD::SUB: return "sub";
/macosx-10.10.1/emacs-93/emacs/lisp/progmodes/
H A Dmixal-mode.el347 (SUB arithmetic "subtract" 2 field
/macosx-10.10.1/ksh-23/ksh/src/cmd/ksh93/tests/
H A Dsubshell.sh328 # { SUB CAT INS TST APP } X { file-sizes }
334 SUB=(
374 for ((S=0; S<${#SUB[@]}; S++))
383 then eval "{ x=${SUB[S].BEG}${INS[I]}${TST[T].CMD}${APP[A]}${SUB[S].END}; print \${#x}; } >\$tmp/out &"
406 err_exit "'x=${SUB[S].BEG}${INS[I]}${cmd}${APP[A]}${SUB[S].END} && print \${#x}' failed -- expected '$exp', got '$got'"
H A Doptions.sh449 # { SUB PAR CMD ADD }
451 SUB=(
468 for ((S=0; S<${#SUB[@]}; S++))
472 do cmd="${SUB[S].BEG}${PAR[P].BEG}${CMD[C]}${PAR[P].END} 2>&1${ADD[A]}${SUB[S].END}"
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/MSP430/
H A DMSP430ISelDAGToDAG.cpp431 case ISD::SUB:
/macosx-10.10.1/awk-20/src/
H A Dytab.c112 SUB = 301, enumerator in enum:yytokentype
209 #define SUB 301 macro
732 "CLOSE", "CONTINUE", "DELETE", "DO", "EXIT", "FOR", "FUNC", "SUB",
/macosx-10.10.1/vim-55/runtime/syntax/
H A Dhaskell.vim59 syn match hsSpecialChar contained "\\\(NUL\|SOH\|STX\|ETX\|EOT\|ENQ\|ACK\|BEL\|BS\|HT\|LF\|VT\|FF\|CR\|SO\|SI\|DLE\|DC1\|DC2\|DC3\|DC4\|NAK\|SYN\|ETB\|CAN\|EM\|SUB\|ESC\|FS\|GS\|RS\|US\|SP\|DEL\)"
H A Dtasm.vim63 syn keyword tasmInstruction SHR SHRD SIDT SMSW STC STD STI STR SUB TEST VERR
H A Dbasic.vim67 syn keyword basicStatement SUB sub Sub SWAP swap Swap
H A Dfreebasic.vim72 syn keyword freebasicFunctions DECLARE FUNCTION LIB OVERLOAD PASCAL STATIC SUB STDCALL
/macosx-10.10.1/groff-38/groff/src/preproc/eqn/
H A Deqn.cpp34 #define SUB 260 macro
559 "SMALLOVER","SQRT","SUB","SUP","LPILE","RPILE","CPILE","PILE","LEFT","RIGHT",
587 "nonsup : simple SUB nonsup",
588 "nonsup : simple SUB simple SUP script",
H A Dlex.cpp67 { "sub", SUB },
/macosx-10.10.1/cups-408/cups/doc/
H A Dcups.css266 SUB, SUP {
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp769 SDValue Sub = DAG.getNode(ISD::SUB, dl, MVT::i32, StackPointer, Size);
1250 setOperationAction(ISD::SUB, MVT::f64, Expand);
1253 setOperationAction(ISD::SUB, MVT::f32, Expand);

Completed in 597 milliseconds

123