| /linux-master/arch/xtensa/lib/ |
| H A D | strncpy_user.S | 43 # a7/ mask2
58 movi a7, MASK2 # mask for byte 2
115 bnone a9, a7, .Lz2 # if byte 2 is zero
129 bnone a9, a7, .Lz0 # if byte 2 is zero
|
| H A D | strnlen_user.S | 40 # a7/ mask2
54 movi a7, MASK2 # mask for byte 2
76 bnone a9, a7, .Lz2 # if byte 2 is zero
128 bnone a9, a7, .Lz2 # if byte 2 (of word, not string) is zero
|
| /linux-master/arch/m68k/fpsp040/ |
| H A D | sgetem.S | 118 movel %d3,-(%a7) |save d3
122 movel (%a7)+,%d3 |restore d3
126 moveml %d3/%d5/%d6,-(%a7) |save registers
136 moveml (%a7)+,%d3/%d5/%d6 |restore registers
|
| H A D | stanh.S | 105 movel %d1,-(%a7)
109 movel (%a7)+,%d1
141 movel %d1,-(%a7)
145 movel (%a7)+,%d1
|
| H A D | x_operr.S | 66 fsave -(%a7)
104 frestore (%a7)+
249 movel %d1,-(%a7) |save register size
251 movel (%a7)+,%d1
256 | the stack at (a7). D1 has size: 1=byte,2=word,4=long/single
315 frestore (%a7)+
341 frestore (%a7)+
|
| /linux-master/arch/m68k/ifpsp060/src/ |
| H A D | isp.S | 275 set EXC_A7, EXC_AREGS+(7*4) # offset of a7
307 set mia7_flg, 0x04 # (a7)+ flag
308 set mda7_flg, 0x08 # -(a7) flag
314 set mia7_bit, 0x2 # (a7)+ bit
315 set mda7_bit, 0x3 # -(a7) bit
318 set restore_bit, 0x6 # restore -(a7)+ bit
408 mov.l %a0,EXC_A7(%a6) # store a7
478 # mul64() may use ()+ addressing and may, therefore, alter a7
484 btst &mia7_bit,SPCOND_FLG(%a6) # was a7 changed?
491 # div64() may use ()+ addressing and may, therefore, alter a7
[all...] |
| /linux-master/tools/testing/selftests/kvm/lib/riscv/ |
| H A D | processor.c | 242 vcpu_get_reg(vcpu, RISCV_CORE_REG(regs.a7), &core.regs.a7);
274 core.regs.a6, core.regs.a7, core.regs.s2, core.regs.s3);
377 id = RISCV_CORE_REG(regs.a7);
474 register uintptr_t a7 asm ("a7") = (uintptr_t)(ext);
480 : "r" (a2), "r" (a3), "r" (a4), "r" (a5), "r" (a6), "r" (a7)
|
| /linux-master/arch/mips/fw/lib/ |
| H A D | call_o32.S | 35 * function with or 0 if no stack switching is requested, a2-a7 -- the
37 * arguments (up to O32_ARGC, including a2-a7). Static registers, gp
71 sw a7,5*O32_SZREG(fp)
|
| /linux-master/arch/riscv/include/asm/ |
| H A D | assembler.h | 49 REG_L a7, (SUSPEND_CONTEXT_REGS + PT_A7)(a0) variable
|
| /linux-master/arch/loongarch/lib/ |
| H A D | memmove.S | 77 ld.d a7, a3, -8
142 st.d a7, a2, -8
|
| H A D | memcpy.S | 128 ld.d a7, a3, -8
195 st.d a7, a2, -8
|
| /linux-master/arch/mips/include/asm/ |
| H A D | regdef.h | 169 #define a7 $11 macro
|
| /linux-master/arch/riscv/crypto/ |
| H A D | aes-riscv64-zvkned-zvkb.S | 60 #define VL_BLOCKS a7
|
| /linux-master/arch/arm64/hyperv/ |
| H A D | hv_core.c | 117 result->as64.high = res.a7;
|
| /linux-master/arch/riscv/kvm/ |
| H A D | vcpu_sbi.c | 122 run->riscv_sbi.extension_id = cp->a7;
433 sbi_ext = kvm_vcpu_sbi_find_ext(vcpu, cp->a7);
436 if (cp->a7 >= SBI_EXT_0_1_SET_TIMER &&
437 cp->a7 <= SBI_EXT_0_1_SHUTDOWN)
|
| /linux-master/arch/riscv/lib/ |
| H A D | uaccess.S | 91 fixup REG_L a7, 3*SZREG(a1), 10f
99 fixup REG_S a7, 3*SZREG(a0), 10f
|
| /linux-master/arch/xtensa/kernel/ |
| H A D | head.S | 221 * Uses a2-a7.
235 2: l32i a7, a6, 0 # load word
237 s32i a7, a4, 0 # store word
|
| /linux-master/arch/riscv/kernel/ |
| H A D | crash_save_regs.S | 30 REG_S a7, PT_A7(a0) /* x17 */
|
| H A D | kexec_relocate.S | 111 mv a7, zero
175 mv a7, zero
|
| H A D | suspend_entry.S | 33 REG_S a7, (SUSPEND_CONTEXT_REGS + PT_A7)(a0)
|
| H A D | mcount-dyn.S | 39 REG_S a7, ABI_A7(sp)
52 REG_L a7, ABI_A7(sp)
80 * + a0-a7 + --++++-> ftrace_caller saved
|
| /linux-master/arch/mips/kernel/ |
| H A D | mcount.S | 34 PTR_S a7, PT_R11(sp)
49 PTR_L a7, PT_R11(sp)
|
| /linux-master/arch/xtensa/include/asm/ |
| H A D | asmmacro.h | 254 #define abi_arg1 a7
311 #define abi_arg5 a7
|
| /linux-master/arch/loongarch/kernel/ |
| H A D | mcount_dyn.S | 39 PTR_S a7, sp, PT_R11
105 PTR_L a7, sp, PT_R11
|
| H A D | entry.S | 52 cfi_st a7, PT_R11
|