/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonHardwareLoops.cpp | 342 bool isImm() const { return Kind == CV_Immediate; } function in class:__anon4129::CountValue 355 assert(isImm() && "Wrong CountValue accessor"); 361 if (isImm()) { OS << Contents.ImmVal; } 678 if (Op2.isImm() || Op1.getReg() == IVReg) 750 if (!Start->isReg() && !Start->isImm()) 752 if (!End->isReg() && !End->isImm()) 778 if (Start->isImm() && End->isImm()) { 850 bool RegToImm = Start->isReg() && End->isImm(); // for (reg..imm) 854 if (Start->isImm()) [all...] |
H A D | HexagonInstrInfo.cpp | 264 if (!OpOff.isImm() || OpOff.getImm() != 0) 278 if (!OpOff.isImm() || OpOff.getImm() != 0) 312 if (!OpOff.isImm() || OpOff.getImm() != 0) 330 if (!OpOff.isImm() || OpOff.getImm() != 0) 599 if (!Cond.empty() && Cond[0].isImm()) 643 } else if(Cond[2].isImm()) { 1551 assert(Cond[0].isImm() && "First entry in the cond vector not imm-val"); 1871 if (!Op2.isImm()) 1934 if (!MIa.getOperand(OffsetPosA).isImm() || 1935 !MIb.getOperand(OffsetPosB).isImm()) [all...] |
H A D | HexagonCopyToCombine.cpp | 153 if (!Op1.isImm() && Op1.getTargetFlags() != HexagonII::MO_NO_FLAG) 157 bool NotExt = Op1.isImm() && isInt<8>(Op1.getImm()); 176 return !Op.isImm() || !isInt<N>(Op.getImm()); 216 return (HighRegInst.getOperand(1).isImm() && 217 LowRegInst.getOperand(1).isImm()); 616 bool IsC64 = OptForSize && LoOperand.isImm() && HiOperand.isImm() && 658 assert(LoOperand.isImm() && HiOperand.isImm() &&
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCMacroFusion.cpp | 113 if (!SI.isImm()) 123 if (!D.isImm())
|
H A D | PPCBranchSelector.cpp | 335 if (I->getOpcode() == PPC::BCC && !I->getOperand(2).isImm()) 338 !I->getOperand(1).isImm()) 342 !I->getOperand(0).isImm())
|
H A D | PPCMIPeephole.cpp | 329 if (!MI.getOperand(1).isImm() || MI.getOperand(1).getImm() != 0) 861 assert((MI.getOperand(2).isImm() && MI.getOperand(3).isImm() && 862 MI.getOperand(4).isImm() && SrcMI->getOperand(2).isImm() && 863 SrcMI->getOperand(3).isImm() && SrcMI->getOperand(4).isImm()) && 1321 if (!I->getOperand(2).isImm()) 1362 else if (CMPI1->getOperand(2).isImm() && CMPI2->getOperand(2).isImm()) { [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
H A D | RISCVInstPrinter.cpp | 96 if (MO.isImm()) { 182 assert(MO.isImm() && "printSImm5Plus1 can only print constant operands");
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIOptimizeExecMaskingPreRA.cpp | 140 if (Op1->isImm() && Op2->isReg()) 142 if (!Op1->isReg() || !Op2->isImm() || Op2->getImm() != 1) 157 if (!Op1->isImm() || !Op2->isImm() || !CC->isReg() ||
|
H A D | SIPreEmitPeephole.cpp | 102 if (Op2.isImm() && !(Op2.getImm() == -1 || Op2.getImm() == 0)) 118 if (M == E || !M->isMoveImmediate() || !M->getOperand(1).isImm() || 128 } else if (Op2.isImm()) {
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/XCore/MCTargetDesc/ |
H A D | XCoreInstPrinter.cpp | 83 if (Op.isImm()) {
|
/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
H A D | MCInst.h | 58 bool isImm() const { return Kind == kImmediate; } function in class:llvm::MCOperand 76 assert(isImm() && "This is not an immediate"); 81 assert(isImm() && "This is not an immediate");
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/ |
H A D | SparcInstPrinter.cpp | 69 if (MI->getOperand(2).isImm() && 119 if (MO.isImm()) { 156 if (MO.isImm() && MO.getImm() == 0)
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/ |
H A D | RISCVAsmParser.cpp | 340 bool isImm() const override { return Kind == KindTy::Immediate; } 371 if (!isImm()) 388 if (!isImm() || evaluateConstantImm(getImm(), Imm, VK)) 398 if (!isImm() || evaluateConstantImm(getImm(), Imm, VK)) 409 if (!isImm() || evaluateConstantImm(getImm(), Imm, VK)) 419 if (!isImm() || evaluateConstantImm(getImm(), Imm, VK)) 432 if (!isImm()) 456 if (!isImm()) 471 if (!isImm()) 485 if (!isImm()) [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARC/ |
H A D | ARCInstrInfo.cpp | 50 return Op.isImm() && Op.getImm() == 0; 73 (MI.getOperand(2).isImm()) && // the imm is zero 92 (MI.getOperand(2).isImm()) && // the imm is zero 386 int BccOpc = Cond[1].isImm() ? ARC::BRcc_ru6_p : ARC::BRcc_rr_p; 438 if (!MI.getOperand(BasePos).isReg() || !MI.getOperand(OffsetPos).isImm())
|
H A D | ARCOptAddrMode.cpp | 130 assert(MI.getOperand(2).isImm() && "Expected immediate operand"); 176 if (!MO.isImm()) 203 if (!Offset.isImm()) { 345 assert(Incr.isImm() && "Expected immediate increment"); 377 assert(MO.isImm() && "expected immediate operand");
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/ |
H A D | SystemZAsmParser.cpp | 229 bool isImm() const override { 232 bool isImm(int64_t MinValue, int64_t MaxValue) const { function in class:__anon4315::SystemZOperand 361 bool isAnyReg() const { return (isReg() || isImm(0, 15)); } 372 bool isU1Imm() const { return isImm(0, 1); } 373 bool isU2Imm() const { return isImm(0, 3); } 374 bool isU3Imm() const { return isImm(0, 7); } 375 bool isU4Imm() const { return isImm(0, 15); } 376 bool isU6Imm() const { return isImm(0, 63); } 377 bool isU8Imm() const { return isImm(0, 255); } 378 bool isS8Imm() const { return isImm( [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/ |
H A D | PPCInstPrinter.cpp | 385 if (MI->getOperand(OpNo).isImm()) 393 if (MI->getOperand(OpNo).isImm()) { 404 if (MI->getOperand(OpNo).isImm()) 412 if (!MI->getOperand(OpNo).isImm()) 437 if (!MI->getOperand(OpNo).isImm()) 595 if (Op.isImm()) {
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VEInstrInfo.cpp | 237 assert(Cond[0].isImm() && Cond[2].isReg() && "not implemented"); 261 if (Cond[1].isImm()) { 347 if (MI.getOperand(1).isFI() && MI.getOperand(2).isImm() && 348 MI.getOperand(2).getImm() == 0 && MI.getOperand(3).isImm() && 368 if (MI.getOperand(0).isFI() && MI.getOperand(1).isImm() && 369 MI.getOperand(1).getImm() == 0 && MI.getOperand(2).isImm() &&
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86OptimizeLEAs.cpp | 209 return MO.isImm() || MO.isCPI() || MO.isJTI() || MO.isSymbol() || 218 return (MO1.isImm() && MO2.isImm()) || 414 return Op1.isImm() ? Op1.getImm() - Op2.getImm() 471 if (MI.getOperand(MemOpNo + X86::AddrDisp).isImm() && 653 if (Op.isImm())
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/MCTargetDesc/ |
H A D | WebAssemblyInstPrinter.cpp | 177 if (!MI->getOperand(I).isImm()) 237 } else if (Op.isImm()) { 289 if (Op.isImm()) {
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64InstPrinter.cpp | 82 if (Op2.isImm() && Op2.getImm() == 0 && Op3.isImm()) { 118 if (Op2.isImm() && Op3.isImm()) { 237 MI->getOperand(1).isImm() && MI->getOperand(2).isImm()) { 251 MI->getOperand(1).isImm() && MI->getOperand(2).isImm()) { 268 MI->getOperand(2).isImm()) { 882 } else if (Op.isImm()) { [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Sparc/ |
H A D | DelaySlotFiller.cpp | 308 if (Operand1.isImm() || Operand1.isGlobal()) 368 if (!MO.isImm()) 423 && (!OrMI->getOperand(2).isImm() || OrMI->getOperand(2).getImm() != 0)) 453 if (!SetHiMI->getOperand(1).isImm())
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86Operand.h | 209 bool isImm() const override { return Kind == Immediate; } 212 if (!isImm()) 226 if (!isImm()) 240 if (!isImm()) 254 if (!isImm()) 269 if (!isImm()) return false; 278 if (!isImm()) return false; 286 bool isOffsetOfLocal() const override { return isImm() && Imm.LocalRef; } 374 return isImm();
|
/freebsd-13-stable/contrib/llvm-project/llvm/utils/TableGen/ |
H A D | CodeGenInstruction.h | 364 bool isImm() const { return Kind == K_Imm; } function in struct:llvm::CodeGenInstAlias::ResultOperand 369 int64_t getImm() const { assert(isImm()); return Imm; }
|
H A D | FastISelEmitter.cpp | 108 bool isImm() const { return Repr >= OK_Imm; } 110 unsigned getImmCode() const { assert(isImm()); return Repr-OK_Imm; } 141 if (Operands[i].isImm() && Operands[i].getImmCode() != 0) 151 if (!Operands[i].isImm()) 161 if (!Operands[i].isImm()) continue; 296 } else if (Operands[i].isImm()) { 322 } else if (Operands[i].isImm()) { 338 } else if (Operands[i].isImm()) {
|