Searched refs:Reg1 (Results 26 - 30 of 30) sorted by relevance
12
/freebsd-11.0-release/contrib/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 1261 [&TRI](const unsigned &Reg1, 1263 return TRI.getEncodingValue(Reg1) < 2736 unsigned Reg1 = UseMI->getOperand(OpIdx).getReg(); local 2742 .addReg(Reg1, getKillRegState(isKill))
|
H A D | ARMFastISel.cpp | 2782 unsigned Reg1 = getRegForValue(Src1Value); local 2783 if (Reg1 == 0) return false; 2796 .addReg(Reg1);
|
H A D | ARMISelDAGToDAG.cpp | 3840 unsigned Reg1 = cast<RegisterSDNode>(V1)->getReg(); local 3864 SDValue T1 = CurDAG->getCopyToReg(Sub1, dl, Reg1, Sub1, T0.getValue(1)); 3879 SDValue T1 = CurDAG->getCopyFromReg(Chain, dl, Reg1, MVT::i32,
|
/freebsd-11.0-release/contrib/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 5900 unsigned Reg1 = Op1.getReg(); local 5902 unsigned Rt = MRI->getEncodingValue(Reg1); 5912 unsigned NewReg = MRI->getMatchingSuperReg(Reg1, ARM::gsub_0,
|
/freebsd-11.0-release/contrib/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.cpp | 5637 unsigned Reg1 = MI->getOperand(CommuteOpIdx1).getReg(); local 5646 if ((HasDef && Reg0 == Reg1 && Tied1) ||
|
Completed in 219 milliseconds
12