/freebsd-10-stable/sys/dev/mc146818/ |
H A D | mc146818reg.h | 72 #define MC_MIN 0x2 /* Time of year: minutes (0-59) */ 126 #define MC_RATE_2 0x2 /* 128 Hz if MC_BASE_32_KHz, else 16384 Hz */
|
/freebsd-10-stable/sys/dev/mse/ |
H A D | msevar.h | 83 #define MSESC_WANT 0x2 93 #define MSE_ATIINPORT 0x2
|
/freebsd-10-stable/sys/powerpc/powermac/ |
H A D | uninorthvar.h | 78 #define UNIN_CLOCKCNTL_GMAC 0x2 102 #define UNIN_MPIC_RESET 0x2
|
/freebsd-10-stable/sys/gnu/dts/arm/ |
H A D | armada-380.dtsi | 92 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */ 93 0x81000000 0x2 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 1 IO */ 123 ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0 124 0x81000000 0 0 0x81000000 0x2 0 1 0>;
|
H A D | imx35-pinfunc.h | 19 #define MX35_PAD_CAPTURE__CSPI2_SS1 0x004 0x328 0x7f4 0x2 0x0 25 #define MX35_PAD_COMPARE__GPT_CMPOUT3 0x008 0x32c 0x000 0x2 0x0 34 #define MX35_PAD_GPIO1_0__OWIRE_LINE 0x010 0x334 0x990 0x2 0x0 37 #define MX35_PAD_GPIO1_1__PWM_PWMO 0x014 0x338 0x000 0x2 0x0 135 #define MX35_PAD_CS5__CSPI1_SS2 0x0b4 0x48c 0x7d8 0x2 0x1 156 #define MX35_PAD_NFWE_B__IPU_DISPB_D0_VSYNC 0x0c8 0x4cc 0x924 0x2 0x0 161 #define MX35_PAD_NFRE_B__IPU_DISPB_BCLK 0x0cc 0x4d0 0x000 0x2 0x0 166 #define MX35_PAD_NFALE__IPU_DISPB_CS0 0x0d0 0x4d4 0x000 0x2 0x0 171 #define MX35_PAD_NFCLE__IPU_DISPB_PAR_RS 0x0d4 0x4d8 0x000 0x2 0x0 176 #define MX35_PAD_NFWP_B__IPU_DISPB_WR 0x0d8 0x4dc 0x000 0x2 [all...] |
H A D | ste-dbx5x0.dtsi | 251 dmas = <&dma 38 0 0x2>, /* Logical - DevToMem */ 253 <&dma 37 0 0x2>, /* Logical - DevToMem */ 255 <&dma 36 0 0x2>, /* Logical - DevToMem */ 257 <&dma 19 0 0x2>, /* Logical - DevToMem */ 259 <&dma 18 0 0x2>, /* Logical - DevToMem */ 261 <&dma 17 0 0x2>, /* Logical - DevToMem */ 263 <&dma 16 0 0x2>, /* Logical - DevToMem */ 265 <&dma 39 0 0x2>, /* Logical - DevToMem */ 719 dmas = <&dma 8 0 0x2>, /* Logical - DevToMem */ 733 dmas = <&dma 9 0 0x2>, /* Logica [all...] |
/freebsd-10-stable/tests/sys/acl/ |
H A D | 01.sh | 73 setfacl -x2 xxx
|
/freebsd-10-stable/sys/sys/ |
H A D | aio.h | 29 #define AIO_NOTCANCELED 0x2 37 #define LIO_READ 0x2
|
/freebsd-10-stable/sys/dev/sfxge/common/ |
H A D | efx_regs_mcdi.h | 394 #define MCDI_EVENT_LEVEL_ERR 0x2 411 #define MCDI_EVENT_LINKCHANGE_SPEED_1G 0x2 441 #define MCDI_EVENT_TX_ERR_NO_EOP 0x2 461 #define MCDI_EVENT_PTP_ERR_FILTER 0x2 471 #define MCDI_EVENT_AOE_FC_ASSERT 0x2 513 #define MCDI_EVENT_AOE_ERR_FPGA_HEADER_SILICON_TYPE 0x2 553 #define MCDI_EVENT_MUM_ASSERT 0x2 571 #define MCDI_EVENT_CODE_PMNOTICE 0x2 736 #define FCDI_EVENT_LEVEL_ERR 0x2 755 #define FCDI_EVENT_CODE_ASSERT 0x2 [all...] |
/freebsd-10-stable/contrib/binutils/opcodes/ |
H A D | i386-opc.h | 35 #define Opcode_D 0x2 /* Direction bit: 51 #define Cpu286 0x2 /* i286 or better required */ 101 #define W 0x2 /* set if operands can be words or dwords 145 #define Reg16 0x2 /* 16 bit reg */ 222 #define RegRex64 0x2 /* Extended 8 bit register. */
|
/freebsd-10-stable/crypto/openssh/ |
H A D | chacha.c | 92 u32 x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15; local 126 x2 = j2; 143 QUARTERROUND( x2, x6,x10,x14) 147 QUARTERROUND( x2, x7, x8,x13) 152 x2 = PLUS(x2,j2); 169 x2 = XOR(x2,U8TO32_LITTLE(m + 8)); 192 U32TO8_LITTLE(c + 8,x2);
|
/freebsd-10-stable/crypto/openssh/openbsd-compat/ |
H A D | chacha_private.h | 91 u32 x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15; local 125 x2 = j2; 142 QUARTERROUND( x2, x6,x10,x14) 146 QUARTERROUND( x2, x7, x8,x13) 151 x2 = PLUS(x2,j2); 169 x2 = XOR(x2,U8TO32_LITTLE(m + 8)); 193 U32TO8_LITTLE(c + 8,x2);
|
/freebsd-10-stable/contrib/unbound/compat/ |
H A D | chacha_private.h | 91 u32 x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15; local 125 x2 = j2; 142 QUARTERROUND( x2, x6,x10,x14) 146 QUARTERROUND( x2, x7, x8,x13) 151 x2 = PLUS(x2,j2); 169 x2 = XOR(x2,U8TO32_LITTLE(m + 8)); 193 U32TO8_LITTLE(c + 8,x2);
|
/freebsd-10-stable/contrib/libcxxrt/ |
H A D | typeinfo.h | 195 __public_mask = 0x2, 248 __diamond_shaped_mask = 0x2 279 __volatile_mask = 0x2,
|
/freebsd-10-stable/lib/libc/sparc64/fpu/ |
H A D | fpu_mul.c | 107 u_int a3, a2, a1, a0, x3, x2, x1, x0, bit, m; local 147 x2 = x->fp_mant[2]; 154 FPU_ADDCS(a2, a2, x2); \
|
/freebsd-10-stable/sys/dev/drm2/radeon/ |
H A D | radeon_acpi.h | 125 #define ATIF_FUNCTION_GET_SYSTEM_BIOS_REQUESTS 0x2 295 #define ATPX_FUNCTION_POWER_CONTROL 0x2 402 #define ATCS_FUNCTION_PCIE_PERFORMANCE_REQUEST 0x2
|
/freebsd-10-stable/sys/dev/nand/ |
H A D | nandsim_chip.h | 85 #define NANDSIM_CHIP_FROZEN 0x2 135 #define NANDSIM_STATE_WAIT_CMD 0x2 141 #define NANDSIM_EV_CMD 0x2
|
/freebsd-10-stable/sys/mips/rmi/dev/xlr/ |
H A D | xgmac_mdio.h | 52 uint32_t ta_field = 0x2;/* ta field */ 78 uint32_t ta_field = 0x2;/* ta field */ 107 uint32_t ta_field = 0x2;/* ta field */
|
/freebsd-10-stable/sys/powerpc/fpu/ |
H A D | fpu_mul.c | 107 u_int a3, a2, a1, a0, x3, x2, x1, x0, bit, m; local 160 x2 = x->fp_mant[2]; 167 FPU_ADDCS(a2, a2, x2); \
|
/freebsd-10-stable/sys/dev/smbus/ |
H A D | smbconf.h | 47 #define SMB_INTR 0x2 53 #define SMB_RELEASE_BUS 0x2 60 #define SMB_ENOTSUPP 0x2
|
/freebsd-10-stable/crypto/openssl/crypto/ec/ |
H A D | ec2_smpl.c | 462 BIGNUM *x0, *y0, *x1, *y1, *x2, *y2, *s, *t; local 488 x2 = BN_CTX_get(ctx); 521 if (!group->meth->field_sqr(group, x2, s, ctx)) 523 if (!BN_GF2m_add(x2, x2, &group->a)) 525 if (!BN_GF2m_add(x2, x2, s)) 527 if (!BN_GF2m_add(x2, x2, t)) 541 if (!group->meth->field_sqr(group, x2, [all...] |
/freebsd-10-stable/contrib/apr-util/dbm/sdbm/ |
H A D | sdbm_private.h | 45 #define SDBM_SHARED 0x2 /* data base open for sharing */
|
/freebsd-10-stable/contrib/dtc/libfdt/ |
H A D | fdt.h | 99 #define FDT_END_NODE 0x2 /* End node */
|
/freebsd-10-stable/lib/libc/i386/sys/ |
H A D | i386_set_watch.c | 81 DBREG_DRX(d,7) |= (0x2 << (watchnum*2)) | (mask << (watchnum*4+16));
|
/freebsd-10-stable/sys/amd64/vmm/intel/ |
H A D | vmx_msr.h | 59 #define MSR_BITMAP_ACCESS_WRITE 0x2
|